![](http://datasheet.mmic.net.cn/100000/W7NCF04GH11CS4DG_datasheet_3531108/W7NCF04GH11CS4DG_8.png)
March 2007
Rev. 10
W7NCFxxx-H Series
8
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
Signal Name
Dir.
Pin
Description
D15 - D00
(PC Card Memory Mode)
I/O
31, 30, 29, 28, 27, 49,
48, 47, 6, 5, 4, 3, 2,
23, 22, 21
These lines carry the Data, Commands and Status information between the host and the
controller . D00 is the LSB of the Even Byte of the Word. D08 is the LSB of the Odd Byte of
the Word.
D15 - D00
(PC Card I/O Mode)
This signal is the same as the PC Card Memory Mode signal.
D15 - D00
(True IDE Mode)
In True IDE Mode, all Task File operations occur in byte mode on the low order bus D[7:0]
while all data transfers are 16 bit using D[15:0].
GND
(PC Card Memory Mode)
-
1, 50
Ground
GND
(PC Card I/O Mode)
This signal is the same for all modes.
GND
(True IDE Mode)
This signal is the same for all modes.
-INPACK
(PC Card Memory Mode)
O43
This signal is the same for all modes.
-INPACK
(PC Card I/O Mode)
Input Acknowledge
The Input Acknowledge signal is asserted by the CompactFlash Storage Card or CF+
Card when the card is selected and responding to an I/O read cycle at the address that is
on the address bus. This signal is used by the host to control the enable of any input data
buffers between the CompactFlash Storage Card or CF+ Card and the CPU.
DMARQ
(True IDE Mode)
This signal is a DMA Request that is used for DMA data transfers between host and device.
It shall be asserted by the device when it is ready to transfer data to or from the host. For
Multiword DMA transfers, the direction of data transfer is controlled by DIOR- and DIOW-.
This signal is used in a handshake manner with DMACK-, i.e., the device shall wait until the
host asserts DMACK- before negating DMARQ, and re asserting DMARQ if there is more
data to transfer.
While a DMA operation is in progress, -CS0 and –CS1 shall be held negated and the width
of the transfers shall be 16 bits.
If there is no hardware support for DMA mode in the host, this output signal is not used and
should not be connected at the host. In this case, the BIOS must report that DMA mode is
not supported by the host so that device drivers will not attempt DMA mode.
A host that does not support DMA mode and implements both PCMCIA and True-IDE modes
of operation need not alter the PCMCIA mode connections while in True-IDE mode as long
as this does not prevent proper operation in any mode.
-IORD
(PC Card Memory Mode)
I34
This signal is not used in this mode.
-IORD
(PC Card I/O Mode)
This is an I/O Read strobe generated by the host. This signal gates I/O data onto the bus
from the CompactFlash Storage Card or CF+ Card when the card is congured to use the
I/O interface.
-IORD
(Tru IDE Mode)
In True IDE Mode, this signal has the same function as in PC Card I/O Mode.
Signal Description (con'd)