- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361798 > W982504AH-75 x4 SDRAM PDF資料下載
參數(shù)資料
| 型號： | W982504AH-75 |
| 英文描述： | x4 SDRAM |
| 中文描述： | x4內(nèi)存 |
| 文件頁數(shù)： | 9/41頁 |
| 文件大?。?/td> | 1369K |
| 代理商： | W982504AH-75 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
W982504AH
Publication Release Date: December 2000
- 9 -
Revision A2
OPERATION MODE
Fully synchronous operations are performed to latch the commands at the positive edges of CLK.
Table 1 shows the truth table for the operation commands.
Table 1 Truth Table (Note (1) , (2))
COMMAND
DEVICE
STATE
CKEN-1
CKEN
DQM
BS0, 1
A10
A0
-
A9
A11, A12
CS
RAS
CAS
WE
Bank Active
Idle
H
x
x
v
v
v
L
L
H
H
Bank Precharge
Any
H
x
x
v
L
x
L
L
H
L
Precharge All
Any
H
x
x
x
H
x
L
L
H
L
Write
Active (3)
H
x
x
v
L
v
L
H
L
L
Write with Autoprecharge
Active (3)
H
x
x
v
H
v
L
H
L
L
Read
Active (3)
H
x
x
v
L
v
L
H
L
H
Read with Autoprecharge
Active (3)
H
x
x
v
H
v
L
H
L
H
Mode Register Set
Idle
H
x
x
v
v
v
L
L
L
L
No - Operation
Any
H
x
x
x
x
x
L
H
H
H
Burst Stop
Active (4)
H
x
x
x
x
x
L
H
H
L
Device Deselect
Any
H
x
x
x
x
x
H
x
x
x
Auto - Refresh
Idle
H
H
x
x
x
x
L
L
L
H
Self-Refresh Entry
Idle
H
L
x
x
x
x
L
L
L
H
Self Refresh Exit
Clock suspend Mode
Entry
idle
(S.R.)
Active
L
L
H
H
H
L
x
x
x
x
x
x
x
x
x
x
x
x
H
L
x
x
H
x
x
H
x
x
x
x
Power Down Mode Entry
Clock Suspend Mode Exit
Idle
Active (5)
Active
H
H
L
L
L
H
x
x
x
x
x
x
x
x
x
x
x
x
H
L
x
x
H
x
x
H
x
x
x
x
Power Down Mode Exit
Data write/Output Enable
Any
(power down)
Active
L
L
H
H
H
x
x
x
L
x
x
x
x
x
x
x
x
x
H
L
x
x
H
x
x
H
x
x
x
x
Data Write/Output
Disable
Active
H
x
H
x
x
x
x
x
x
x
Notes:
(1) v = valid x = Don't care L = Low Level H = High Level
(2) CKEn signal is input level when commands are provided.
CKEn-1 signal is the input level one clock cycle before the command is issued.
(3) These are state of bank designated by BS0, BS1 signals.
(4) Device state is full page burst operation.
(5) Power Down Mode can not be entered in the burst cycle.
When this command asserts in the burst cycle, device state is clock suspend mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W982504AH-8H | x4 SDRAM |
| W982508AH-7 | x8 SDRAM |
| W982508AH-75 | x8 SDRAM |
| W982508AH-8H | x8 SDRAM |
| W982516AH-7 | x16 SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W982504AH-8H | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 SDRAM |
| W982508AH | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8M X 4 BANKS X 8 BIT SDRAM |
| W982508AH-7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SDRAM |
| W982508AH-75 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SDRAM |
| W982508AH-8H | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。