參數(shù)資料
型號(hào): W986432DH-7L
英文描述: SDRAM|4X512KX32|CMOS|TSSOP|86PIN|PLASTIC
中文描述: 內(nèi)存| 4X512KX32 |的CMOS | TSSOP封裝| 86PIN |塑料
文件頁(yè)數(shù): 9/48頁(yè)
文件大?。?/td> 1283K
代理商: W986432DH-7L
W986432DH
Publication Release Date: September 4, 2001
- 9 -
Revision A3
Addressing Sequence of Sequential Mode
A column access is performed by increasing the address from the column address which is input to the
device. The disturb address is varied by the Burst Length as shown in Table 2
.
Table 2 Address Sequence of Sequential Mode
DATA
ACCESS ADDRESS
BURST LENGTH
Data 0
n
BL = 2 (disturb address is A0)
Data 1
n + 1
No address carry from A0 to A1
Data 2
n + 2
BL = 4 (disturb addresses are A0 and A1)
Data 3
n + 3
No address carry from A1 to A2
Data 4
n + 4
Data 5
n + 5
BL = 8 (disturb addresses are A0, A1 and A2)
Data 6
n + 6
No address carry from A2 to A3
Data 7
n + 7
Addressing Sequence of Interleave Mode
A column access is started in the input column address and is performed by inverting the address bit in
the sequence shown in Table 3.
Table 3 Address Sequence of Interleave Mode
DATA
ACCESS ADDRESS
BUST LENGTH
Data 0
A8 A7 A6 A5 A4 A3 A2 A1 A0
BL = 2
Data 1
A8 A7 A6 A5 A4 A3 A2 A1 A0
Data 2
A8 A7 A6 A5 A4 A3 A2 A1 A0
BL = 4
Data 3
A8 A7 A6 A5 A4 A3 A2 A1 A0
Data 4
A8 A7 A6 A5 A4 A3 A2 A1 A0
BL = 8
Data 5
A8 A7 A6 A5 A4 A3 A2 A1 A0
Data 6
A8 A7 A6 A5 A4 A3 A2 A1 A0
Data 7
A8 A7 A6 A5 A4 A3 A2 A1 A0
相關(guān)PDF資料
PDF描述
W986416DH-55 SDRAM|4X1MX16|CMOS|TSOP|54PIN|PLASTIC
W986416DH-6 SDRAM|4X1MX16|CMOS|TSOP|54PIN|PLASTIC
W986416DH-7 SDRAM|4X1MX16|CMOS|TSOP|54PIN|PLASTIC
W986416DH-7L SDRAM|4X1MX16|CMOS|TSOP|54PIN|PLASTIC
W9864G6 1M x 4 BANKS x 16 BITS SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W9864G2DH6 制造商:WINBOND 功能描述:New
W9864G2GH 制造商:WINBOND 制造商全稱:Winbond 功能描述:512K X 4 BANKS X 32BITS SDRAM
W9864G2GH-5 制造商:WINBOND 制造商全稱:Winbond 功能描述:512K X 4 BANKS X 32BITS SDRAM
W9864G2GH-6 制造商:WINBOND 制造商全稱:Winbond 功能描述:512K X 4 BANKS X 32BITS SDRAM
W9864G2GH-6C 制造商:WINBOND 制造商全稱:Winbond 功能描述:512K X 4 BANKS X 32BITS SDRAM