- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄202126 > WED2ZL362MSJ38BC (WHITE ELECTRONIC DESIGNS CORP) 2M X 36 MULTI DEVICE SRAM MODULE, 3.8 ns, PBGA119 PDF資料下載
參數(shù)資料
| 型號(hào)： | WED2ZL362MSJ38BC |
| 廠商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分類(lèi)： | SRAM |
| 英文描述： | 2M X 36 MULTI DEVICE SRAM MODULE, 3.8 ns, PBGA119 |
| 封裝： | PLASTIC, BGA-119 |
| 文件頁(yè)數(shù)： | 8/12頁(yè) |
| 文件大?。?/td> | 270K |
| 代理商： | WED2ZL362MSJ38BC |
5
White Electronic Designs Corporation (508) 366-5151 www.whiteedc.com
White Electronic Designs
WED2ZL362MSJ
AC CHARACTERISTICS
NOTES:
1. All Address inputs must meet the specified setup and hold times for all rising clock (CLK) edges when ADV is sampled low and CEx is
sampled valid. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.
2. Chip enable must be valid at each rising edge of CLK (when ADV is Low) to remain enabled.
3. A WRITE cycle is defined by WE low having been registered into the device at ADV Low.
A READ cycle is defined by WE High with ADV Low. Both cases must meet setup and hold times.
OUTPUT LOAD (A)
OUTPUT LOAD (B)
(FOR tLZC, tLZOE, tHZOE, AND tHZC)
Symbol
225MHz
200MHz
166MHz
150MHz
Parameter
Min
Max
Min
Max
Min
Max
Min
Max
Units
Clock Time
tCYC
4.4
5.0
6.0
6.7
ns
Clock Access Time
tCD
2.8
3.0
3.5
3.8
ns
Output enable to Data Valid
tOE
2.8
3.0
3.5
3.8
ns
Clock High to Output Low-Z
tLZC
1.5
1.5
1.5
1.5
ns
Output Hold from Clock High
tOH
1.5
1.5
1.5
1.5
ns
Output Enable Low to output Low-Z
tLZOE
0.0
0.0
0.0
0.0
ns
Output Enable High to Output High-Z
tHZOE
2.5
2.5
3.0
3.0
ns
Clock High to Output High-Z
tHZC
2.5
2.5
3.0
3.0
ns
Clock High Pulse Width
tCH
1.8
2.0
2.2
2.5
ns
Clock Low Pulse Width
tCL
1.8
2.0
2.2
2.5
ns
Address Setup to Clock High
tAS
1.5
1.5
1.5
1.5
ns
CKE Setup to Clock High
tCES
1.5
1.5
1.5
1.5
ns
Data Setup to Clock High
tDS
1.5
1.5
1.5
1.5
ns
Write Setup to Clock High
tWS
1.5
1.5
1.5
1.5
ns
Address Advance to Clock High
tADVS
1.5
ns
Chip Select Setup to Clock High
tCSS
1.5
ns
Address Hold to Clock high
tAH
0.5
0.5
0.5
0.5
ns
CKE Hold to Clock High
tCEH
0.5
0.5
0.5
0.5
ns
Data Hold to Clock High
tDH
0.5
0.5
0.5
0.5
ns
Write Hold to Clock High
tWH
0.5
0.5
0.5
0.5
ns
Address Advance to Clock High
tADVH
0.5
0.5
0.5
0.5
ns
Chip Select Hold to Clock High
tCSH
0.5
0.5
0.5
0.5
ns
Dout
Zo=50
RL=50
VL=1.25V
30pF*
Dout
1538
5pF*
+2.5V
1667
*Including Scope and Jig Capacitance
AC TEST CONDITIONS
(VDD = 2.5V ± 5%, UNLESS OTHERWISE SPECIFIED)
Parameter
Value
Input Pulse Level
0 to 2.5V
Input Rise and Fall Time (Measured at 20% to 80%)
1.0V/ns
Input and Output Timing Reference Levels
1.25V
Output Load
See Output Load (A)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WMS256K16L-20DLCA | 256K X 16 STANDARD SRAM, 20 ns, CDSO44 |
| WS128K32-55G2LQ | 128K X 32 MULTI DEVICE SRAM MODULE, 55 ns, CQFP68 |
| W3EG7266S202D3 | 64M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 |
| W19B320ABBBG | 2M X 16 FLASH 3V PROM, 70 ns, PBGA48 |
| W25X20-VSSI-G | 2M X 1 FLASH 2.7V PROM, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| WED2ZL64512S | 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:512K x 64 Synchronous Pipeline NBL SRAM |
| WED2ZL64512S35BC | 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:512K x 64 Synchronous Pipeline NBL SRAM |
| WED2ZL64512S38BC | 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:512K x 64 Synchronous Pipeline NBL SRAM |
| WED2ZL64512S42BC | 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:512K x 64 Synchronous Pipeline NBL SRAM |
| WED2ZL64512S50BC | 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:512K x 64 Synchronous Pipeline NBL SRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。