- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄245679 > WED3EG7218S265JD3 (WHITE ELECTRONIC DESIGNS CORP) 16M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 PDF資料下載
參數(shù)資料
| 型號(hào)： | WED3EG7218S265JD3 |
| 廠(chǎng)商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分類(lèi)： | DRAM |
| 英文描述： | 16M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 |
| 封裝： | DIMM-184 |
| 文件頁(yè)數(shù)： | 9/12頁(yè) |
| 文件大?。?/td> | 217K |
| 代理商： | WED3EG7218S265JD3 |
6
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
White Electronic Designs
WED3EG7218S-D3
-JD3
November 2005
Rev. 1
PRELIMINARY
IDD1 : OPERATING CURRENT : ONE BANK
1.
Typical Case : VCC=2.5V, T=25°C
2.
Worst Case : VCC=2.7V, T=10°C
3.
Only one bank is accessed with tRC (min), Burst
Mode, Address and Control inputs on NOP edge
are changing once per clock cycle. IOUT = 0mA
4.
Timing Patterns :
DDR200 (100 MHz, CL=2) : tCK=10ns, CL2,
BL=4, tRCD=2*tCK, tRAS=5*tCK
Read : A0 N R0 N N P0 N A0 N - repeat the
same timing with random address changing;
50% of data changing at every burst
DDR266 (133MHz, CL=2.5) : tCK=7.5ns,
CL=2.5, BL=4, tRCD=3*tCK, tRC=9*tCK, tRAS=5*tCK
Read : A0 N N R0 N P0 N N N A0 N - repeat
the same timing with random address
changing; 50% of data changing at every burst
DDR266 (133MHz, CL=2) : tCK=7.5ns, CL=2,
BL=4, tRCD=3*tCK, tRC=9*tCK, tRAS=5*tCK
Read : A0 N N R0 N P0 N N N A0 N - repeat
the same timing with random address
changing; 50% of data changing at every burst
IDD7A : OPERATING CURRENT : FOUR BANKS
1.
Typical Case : VCC=2.5V, T=25°C
2.
Worst Case : VCC=2.7V, T=10°C
3.
Four banks are being interleaved with tRC (min),
Burst Mode, Address and Control inputs on NOP
edge are not changing. Iout=0mA
4.
Timing Patterns :
DDR200 (100 MHz, CL=2) : tCK=10ns, CL2,
BL=4, tRRD=2*tCK, tRCD=3*tCK, Read with
Autoprecharge
Read : A0 N A1 R0 A2 R1 A3 R2 A0 R3 A1 R0
repeat the same timing with random address
changing; 100% of data changing at every
burst
DDR266 (133MHz, CL=2.5) : tCK=7.5ns,
CL=2.5, BL=4, tRRD=3*tCK, tRCD=3*tCK
Read with Autoprecharge
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N
A1 R0 - repeat the same timing with random
address changing; 100% of data changing at
every burst
DDR266 (133MHz, CL=2) : tCK=7.5ns, CL2=2,
BL=4, tRRD=2*tCK, tRCD=2*tCK
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N
A1 R0 - repeat the same timing with random
address changing; 100% of data changing at
every burst
DETAILED TEST CONDITIONS FOR DDR SDRAM IDD1 & IDD7A
Legend:
A = Activate, R = Read, W = Write, P = Precharge, N = NOP
A (0-3) = Activate Bank 0-3
R (0-3) = Read Bank 0-3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W3H64M72E-400SBM | 64M X 72 DDR DRAM, 0.6 ns, PBGA208 |
| WS128K32-70G4QE | 512K X 8 MULTI DEVICE SRAM MODULE, 70 ns, CQFP68 |
| WS128K32-85G4ME | 512K X 8 MULTI DEVICE SRAM MODULE, 85 ns, CQFP68 |
| WMS128K8L-25FI | 128K X 8 STANDARD SRAM, 25 ns, CDFP36 |
| WMS128K8L-55DEI | 128K X 8 STANDARD SRAM, 55 ns, CDSO32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| WED3EG7218S-JD3 | 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:128MB - 16Mx72 DDR SDRAM UNBUFFERED |
| WED3EG72256SXX-JD3 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:DDR SDRAM Modules - 184 Pin DIMM. Registered 72-bit wide |
| WED3EG7232S-JD3 | 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:256MB - 32Mx72 DDR SDRAM UNBUFFERED |
| WED3EG7233S202D3 | 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:256MB - 2x16Mx72 DDR SDRAM UNBUFFERED |
| WED3EG7233S202JD3 | 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:256MB - 2x16Mx72 DDR SDRAM UNBUFFERED |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。