參數(shù)資料
型號: WED9LC6416V2012BI
廠商: MICROSEMI CORP-PMG MICROELECTRONICS
元件分類: 存儲器
英文描述: SPECIALTY MEMORY CIRCUIT, PBGA153
封裝: MO-163, BGA-153
文件頁數(shù): 4/27頁
文件大?。?/td> 334K
代理商: WED9LC6416V2012BI
12
White Electronic Designs Corporation Westborough, MA (508) 366-5151
White Electronic Designs
WED9LC6416V
SDRAM CURRENT STATE TRUTH TABLE (CONT.)
Command
Current State SDCE SDRAS SDCAS SDWE A12&A13
A11-A0
Description
Action
Notes
(BA)
L
OP Code
Mode Register Set
ILLEGAL
L
H
X
Auto or Self Refresh
ILLEGAL
L
H
L
X
Precharge
ILLEGAL
2
Write with
L
H
BA
Row Address
Bank Activate
ILLEGAL
2
Auto Precharge
L
H
L
BA
Column
Write
ILLEGAL
L
H
L
H
BA
Column
Read
ILLEGAL
L
H
L
X
Burst Termination
ILLEGAL
L
H
X
No Operation
Continue the Burst
H
X
Device Deselect
Continue the Burst
L
OP Code
Mode Register Set
ILLEGAL
L
H
X
Auto or Self Refresh
ILLEGAL
L
H
L
X
Precharge
No Operation; Bank(s) idle after tRP
L
H
BA
Row Address
Bank Activate
ILLEGAL
2
Precharging
L
H
L
BA
Column
Write w/o Precharge
ILLEGAL
2
L
H
L
H
BA
Column
Read w/o Precharge
ILLEGAL
L
H
L
X
Burst Termination
No Operation; Bank(s) idle after tRP
L
H
X
No Operation
No Operation; Bank(s) idle after tRP
H
X
Device Deselect
No Operation; Bank(s) idle after tRP
L
OP Code
Mode Register Set
ILLEGAL
L
H
X
Auto or Self Refresh
ILLEGAL
L
H
L
X
Precharge
ILLEGAL
2
L
H
BA
Row Address
Bank Activate
ILLEGAL
2
Row Activating
L
H
L
BA
Column
Write
ILLEGAL
2
L
H
L
H
BA
Column
Read
ILLEGAL
2
L
H
L
X
Burst Termination
No Operation; Row active after tRCD
L
H
X
No Operation
No Operation; Row active after tRCD
H
X
Device Deselect
No Operation; Row active after tRCD
L
OP Code
Mode Register Set
ILLEGAL
L
H
X
Auto orSelf Refresh
ILLEGAL
L
H
L
X
Precharge
ILLEGAL
2
L
H
BA
Row Address
Bank Activate
ILLEGAL
2
Write Recovering
L
H
L
BA
Column
Write
Start Write; Determine if Auto Precharge
6
L
H
L
H
BA
Column
Read
Start Read; Determine if Auto Precharge
6
L
H
L
X
Burst Termination
No Operation; Row active after tDPL
L
H
X
No Operation
No Operation; Row active after tDPL
H
X
Device Deselect
No Operation; Row active after tDPL
L
OP Code
Mode Register Set
ILLEGAL
L
H
X
Auto orSelf Refresh
ILLEGAL
L
H
L
X
Precharge
ILLEGAL
2
Write Recovering
L
H
BA
Row Address
Bank Activate
ILLEGAL
2
with Auto
L
H
L
BA
Column
Write
ILLEGAL
2,6
Precharge
L
H
L
H
BA
Column
Read
ILLEGAL
2,6
L
H
L
X
Burst Termination
No Operation; Precharge after tDPL
L
H
X
No Operation
No Operation; Precharge after tDPL
H
X
Device Deselect
No Operation; Precharge after tDPL
相關PDF資料
PDF描述
WF128K16-150CI5 128K X 16 FLASH 5V PROM MODULE, 150 ns, CDIP40
WME128K8-250CIE 128K X 8 EEPROM 5V, 250 ns, CDIP32
WS128K32-70G1UMA 128K X 32 MULTI DEVICE SRAM MODULE, 70 ns, CQMA68
W24L01AQ-12 128K X 8 STANDARD SRAM, 12 ns, PDSO32
WMS128K8-120CI 128K X 8 STANDARD SRAM, 120 ns, CDIP32
相關代理商/技術參數(shù)
參數(shù)描述
WED9LC6416V-BC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SSRAM/SDRAM MCP
WED9LC6816V 制造商:未知廠家 制造商全稱:未知廠家 功能描述:256K X 32 SSRAM/ 4M X 32 SDRAM
WED9LC6816V1310BC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:256K X 32 SSRAM/ 4M X 32 SDRAM
WED9LC6816V1310BI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:256K X 32 SSRAM/ 4M X 32 SDRAM
WED9LC6816V1312BC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:256K X 32 SSRAM/ 4M X 32 SDRAM