參數資料
型號: WEDPN8M72VR-66I
廠商: WHITE ELECTRONIC DESIGNS CORP
元件分類: DRAM
英文描述: 8M X 72 SYNCHRONOUS DRAM MODULE, 7.5 ns, PBGA219
封裝: 32 X 25 MM, PLASTIC, BGA-219
文件頁數: 8/12頁
文件大?。?/td> 208K
代理商: WEDPN8M72VR-66I
5
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
WEDPN8M72VR-XBX
TABLE 1 - BURST DEFINITION
Burst
Starting Column
Order of Accesses Within a Burst
Length
Address
A0
2
0
0-1
1
1-0
A1
A0
0
0-1-2-3
4
0
1
1-2-3-0
1-0-3-2
1
0
2-3-0-1
1
3-0-1-2
3-2-1-0
A2
A1
A0
0
0-1-2-3-4-5-6-7
0
1
1-2-3-4-5-6-7-0
1-0-3-2-5-4-7-6
0
1
0
2-3-4-5-6-7-0-1
2-3-0-1-6-7-4-5
8
0
1
3-4-5-6-7-0-1-2
3-2-1-0-7-6-5-4
1
0
4-5-6-7-0-1-2-3
1
0
1
5-6-7-0-1-2-3-4
5-4-7-6-1-0-3-2
1
0
6-7-0-1-2-3-4-5
6-7-4-5-2-3-0-1
1
7-0-1-2-3-4-5-6
7-6-5-4-3-2-1-0
Full
n = A0-9/8/7
Cn, Cn + 1, Cn + 2
Page
Cn + 3, Cn + 4...
Not Supported
(y)
(location 0-y)
…Cn - 1,
Cn…
NOTES:
1. For full-page accesses: y = 512.
2. For a burst length of two, A1-8 select the block-of-two burst; A0 selects
the starting column within the block.
3. For a burst length of four, A2-8 select the block-of-four burst; A0-1 select
the starting column within the block.
4. For a burst length of eight, A3-8 select the block-of-eight burst; A0-2
select the starting column within the block.
5. For a full-page burst, the full row is selected and A0-8 select the starting
column.
6. Whenever a boundary of the block is reached within a given sequence
above, the following access wraps within the block.
7. For a burst length of one, A0-8 select the unique column to be accessed,
and Mode Register bit M3 is ignored.
Type = Sequential
Type = Interleaved
FIG. 3
MODE REGISTER DEFINITION
M3 = 0
1
2
4
8
Reserved
Full Page
M3 = 1
1
2
4
8
Reserved
Operating Mode
Standard Operation
All other states reserved
0
-
0
-
Defined
-
0
1
Burst Type
Sequential
Interleaved
CAS Latency
Reserved
2
3
Reserved
Burst Length
M0
0
1
0
1
0
1
0
1
Burst Length
CAS Latency
BT
A9
A7
A6
A5
A4
A3
A8
A2
A1 A0
Mode Register (Mx)
Address Bus
M1
0
1
0
1
M2
0
1
M3
M4
0
1
0
1
0
1
0
1
M5
0
1
0
1
M6
0
1
M6-M0
M8
M7
Op Mode
A10
A11
Reserved* WB
0
1
Write Burst Mode
Programmed Burst Length
Single Location Access
M9
*Should program
M11, M10 = 0, 0
to ensure compatibility
with future devices.
相關PDF資料
PDF描述
WG1602B-Y-JCS WP1602B-Y-JCS
WG160PRW40 TWO PART BOARD CONNECTOR
WG2002A-Y-JCS WP2002A-Y-JCS
WG92SAW24SY-1 92 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, WIRE WRAP, RECEPTACLE
WGA122PR7 TWO PART BOARD CONNECTOR
相關代理商/技術參數
參數描述
WEDPN8M72VR-XBX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Registered SDRAM MCP
WEDPN8M72V-XB2X 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:8Mx72 Synchronous DRAM
WEDPN8M72V-XBX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM MCP
WEDPNF8M721V-1010BC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package
WEDPNF8M721V-1010BI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package