- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67301 > WEDPS512K32-12BI (MICROSEMI CORP-PMG MICROELECTRONICS) 512K X 32 MULTI DEVICE SRAM MODULE, 12 ns, PBGA143 PDF資料下載
參數(shù)資料
| 型號： | WEDPS512K32-12BI |
| 廠商： | MICROSEMI CORP-PMG MICROELECTRONICS |
| 元件分類： | SRAM |
| 英文描述： | 512K X 32 MULTI DEVICE SRAM MODULE, 12 ns, PBGA143 |
| 封裝： | 16 X 18 MM, PLASTIC, BGA-143 |
| 文件頁數(shù)： | 3/7頁 |
| 文件大?。?/td> | 235K |
| 代理商： | WEDPS512K32-12BI |
WEDPS512K32-XBX
3
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
White Electronic Designs Corp. reserves the right to change products or specications without notice.
November, 2003
Rev.6
AC CHARACTERISTICS
(VCC = 5.0V, VSS = 0V, TA = -55°C to +125°C)
AC TEST CIRCUIT
Notes:
VZ is programmable from -2V to +7V.
IOL & IOH programmable from 0 to 16mA.
Tester Impedance Z0 = 75
Ω.
VZ is typically the midpoint of VOH and VOL.
IOL & IOH are adjusted to simulate a typical resistive load circuit.
ATE tester includes jig capacitance.
AC CHARACTERISTICS
(VCC = 5.0V, VSS = 0V, TA = -55°C to +125°C)
AC TEST CONDITIONS
Parameter
Typ
Unit
Input Pulse Levels
VIL = 0, VIH = 3.0
V
Input Rise and Fall
5
ns
Input and Output Reference Level
1.5
V
Output Timing Reference Level
1.5
V
Parameter
Symbol
-12
-15
-17
-20
Units
Read Cycle
Min
Max
Min
Max
Min
Max
Min
Max
Read Cycle Time
tRC
12
15
17
20
ns
Address Access Time
tAA
12
15
17
20
ns
Output Hold from Address Change
tOH
00
0
ns
Chip Select Access Time
tACS
12
15
17
20
ns
Output Enable to Output Valid
tOE
78
9
10
ns
Chip Select to Output in Low Z
tCLZ1
12
2
ns
Output Enable to Output in Low Z
tOLZ1
00
0
ns
Chip Disable to Output in High Z
tCHZ1
712
12
ns
Output Disable to Output in High Z
tOHZ1
712
12
ns
Parameter
Symbol
-12
-15
-17
-20
Units
Read Cycle
Min
Max
Min
Max
Min
Max
Min
Max
Write Cycle Time
tWC
12
15
17
20
ns
Chip Select to End of Write
tCW
10
13
15
ns
Address Valid to End of Write
tAW
10
13
15
ns
Data Valid to End of Write
tDW
810
11
12
ns
Write Pulse Width
tWP
10
13
15
ns
Address Setup Time
tAS
02
2
ns
Address Hold Time
tAH
00
0
ns
Output Active from End of Write
tOW1
22
2
3
ns
Write Enable to Output in High Z
tWHZ1
78
9
11
ns
Data Hold Time
tDH
00
0
1. This parameter is guaranteed by design but not tested.
Current Source
IOL
IOH
Ceff = 50 pf
D.U.T.
VZ ≈ 1.5V
(Bipolar Supply)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WEDPS512K32-20BC | 512K X 32 MULTI DEVICE SRAM MODULE, 20 ns, PBGA143 |
| WEDPS512K32-15BI | 512K X 32 MULTI DEVICE SRAM MODULE, 15 ns, PBGA143 |
| WF8M32-150G4DC5 | 8M X 32 FLASH 5V PROM MODULE, 150 ns, CQFP68 |
| WML-C04 | SPECIALTY TELECOM CIRCUIT, XMA17 |
| WML-C10 | SPECIALTY TELECOM CIRCUIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| WEDPS512K32-12BM | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512Kx32 SRAM MULTI-CHIP PACKAGE |
| WEDPS512K32-15BC | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512Kx32 SRAM MULTI-CHIP PACKAGE |
| WEDPS512K32-15BI | 制造商:White Electronic Designs 功能描述:SRAM Module Asynchronous 16Mbit |
| WEDPS512K32-15BM | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512Kx32 SRAM MULTI-CHIP PACKAGE |
| WEDPS512K32-17BC | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512Kx32 SRAM MULTI-CHIP PACKAGE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。