![](http://datasheet.mmic.net.cn/200000/WH2002A-Y-JCS_datasheet_15113919/WH2002A-Y-JCS_12.png)
第 12 頁,共 18 頁
11.Instruction Table
Instruction Code
Instruction
RS
R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
Description
Execution time
(fosc=270Khz)
Clear Display
0
1
Write “00H” to DDRAM and set
DDRAM address to “00H” from AC
1.52ms
Return Home
0
1
-
Set DDRAM address to “00H” from AC
and return cursor to its original position
if shifted. The contents of DDRAM are
not changed.
1.52ms
Entry Mode
Set
0
1
I/D
SH
Assign cursor moving direction and
enable the shift of entire display.
I/D=1:Increment;0: Decrement
SH=1:Display shift on
37μs
Display
ON/OFF
Control
0
1
D
C
B
Set display (D), cursor (C), and blinking
of cursor (B) on/off control bit.
D=1:Display on
C=1:Cursor display on
B=1:Cursor blink on
37μs
Cursor or
Display Shift
0
1
S/C
R/L
-
Set cursor moving and display shift
control bit, and the direction, without
changing of DDRAM data.
S/C=1:Shift display;0:Move cursor
R/L=1:Shift right;0:Shift leftf
37μs
Function Set
0
1
DL
N
F
-
Set interface data length (DL)
DL=1:8-bit;0:4-bit
Set numbers of display lines(N)
N=1:Dual line;0:Single line
Set display font type (F)
F=1:5x10 dots;0:5x8dots
37μs
Set CGRAM
Address
0
1
AC5 AC4 AC3 AC2 AC1 AC0 Set CGRAM address in address counter.
37μs
Set DDRAM
Address
0
1
AC6 AC5 AC4 AC3 AC2 AC1 AC0 Set DDRAM address in address counter.
37μs
Read Busy
Flag and
Address
0
1
BF
AC6 AC5 AC4 AC3 AC2 AC1 AC0
Whether during internal operation or not
can be known by reading BF. The
contents of address counter can also be
read.
BF=1:Internal operation
BF=0:Ready for instruction
0μs
Write Data to
RAM
1
0
D7
D6
D5
D4
D3
D2
D1
D0
Write data into internal RAM
(DDRAM/CGRAM).
37μs
Read Data
from RAM
1
D7
D6
D5
D4
D3
D2
D1
D0
Read data from internal RAM
(DDRAM/CGRAM).
37μs
* ”-”:don’t care