參數(shù)資料
型號: WM8199CDR
廠商: Wolfson Microelectronics
英文描述: TVS BIDIRECT 400W 60V SMA
中文描述: 20MSPS 16位數(shù)字化儀防治荒漠化公約
文件頁數(shù): 25/30頁
文件大?。?/td> 358K
代理商: WM8199CDR
WM8199
Production Data
w
PD Rev 3.2 November 2003
25
REGISTER MAP DESCRIPTION
The following table describes the function of each of the control bits shown in Table 5.
REGISTER
BIT
NO
0
BIT
NAME(S)
EN
DEFAULT
DESCRIPTION
1
When SELPD = 1 this bit has no effect.
When SELPD = 0 this bit controls the global power down:
0 = complete power down, 1 = fully active.
Select correlated double sampling mode: 0 = single ended mode,
1 = CDS mode.
Mono/colour select: 0 = colour, 1 = monochrome operation.
Selective power down: 0 = no individual control,
1 = individual blocks can be disabled (controlled by SELDIS[3:0]).
Offsets PGA output to optimise the ADC range for different polarity sensor
output signals. Zero differential PGA input signal gives:
00 = Zero output
(use for bipolar video)
01 = Zero output
11 = Full-scale negative output
(use for positive going video)
Required when operating in MODE4: 0 = other modes, 1 = MODE4.
Determines the output data format.
00 = 8-bit multiplexed
01 = 8-bit multiplexed (8+8 bits)
11 = 4-bit multiplexed mode (4+4+4+4 bits)
Digitally inverts the polarity of output data.
0 = negative going video gives negative going output,
1 = negative-going video gives positive going output data.
When set powers down the RLCDAC, changing its output to Hi-Z, allowing
VRLC/VBIAS to be externally driven.
Sets the output range of the RLCDAC.
0 = RLCDAC ranges from 0 to AVDD (approximately),
1 = RLCDAC ranges from 0 to VRT (approximately).
Sets the output latency in ADC clock periods.
1 ADC clock period = 2 MCLK periods except in Mode 3 where 1 ADC clock
period = 3 MCLK periods.
00 = Minimum latency
01 = Delay by one ADC clock
period
Controls RLCDAC driving VRLC pin to define single ended signal reference
voltage or Reset Level Clamp voltage. See Electrical Characteristics section
for ranges.
CDS mode reset timing adjust.
00 = Advance 1 MCLK period
01 = Normal
11 = Retard 2 MCLK periods
Monochrome mode channel select.
00 = Red channel select
01 = Green channel select
11 = Reserved
Any write to Software Reset causes all cells to be reset. It is recommended
that a software reset be performed after a power-up before any other register
writes.
Any write to Auto-cycle Reset causes the auto-cycle counter to reset
to RINP. This function is only required when LINEBYLINE = 1.
1
CDS
1
2
3
MONO
SELPD
0
0
5:4
PGAFS[1:0]
00
10 = Full-scale positive output
(use for negative going video)
Setup
Register 1
6
MODE4
MUXOP[1:0]
0
0
1:0
10 = 8-bit multiplexed mode (8+8 bits)
2
INVOP
0
3
VRLCEXT
0
5
RLCDACRNG
1
Setup
Register 2
7:6
DEL[1:0]
00
10 = Delay by two ADC clock periods
11 = Delay by three ADC clock periods
3:0
RLCV[3:0]
1111
5:4
CDSREF[1:0]
01
10 = Retard 1 MCLK period
Setup
Register 3
7:6
CHAN[1:0]
00
10 = Blue channel select
Software
Reset
Auto-cycle
Reset
相關(guān)PDF資料
PDF描述
WM8199CDS TVS UNIDIRECT 400W 64V SMA
WM8199SCDR 20MSPS 16-bit CCD Digitiser
WM8199SCDS 20MSPS 16-bit CCD Digitiser
WM8716 High Performance 24-bit, 192kHz Stereo DAC
WM8716EDS High Performance 24-bit, 192kHz Stereo DAC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
WM8199CDS 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:20MSPS 16-bit CCD Digitiser
WM8199SCDR 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:20MSPS 16-bit CCD Digitiser
WM8199SCDS 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:20MSPS 16-bit CCD Digitiser
WM8199SCDS/RV 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 16-Bit 20MSPS 3-Channel AFE RoHS:否 制造商:Texas Instruments 輸入信號類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel
WM8199SCDS/V 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 16-Bit 20MSPS 3-Channel AFE RoHS:否 制造商:Texas Instruments 輸入信號類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel