
4
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
White Electronic Designs
WV3EG6434S-BD4
April 2005
Rev. 0
ADVANCED
White Electronic Designs Corp. reserves the right to change products or specications without notice.
ABSOLUTE MAXIMUM RATINGS
Parameter
Symbol
Value
Units
Voltage on any pin relative to VSS
VIN, VOUT
-0.5 to 3.6
V
Voltage on VCC supply relative to VSS
VCC, VCCQ
-1.0 to 3.6
V
Storage Temperature
TSTG
-55 to +150
°C
Power Dissipation
PD
8W
Short Circuit Current
IOS
50
mA
Note:
Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.
Functional operation should be restricted to recommended operating condition.
Exposure to higher than recommended voltage for extended periods of time could affect device reliability.
DC OPERATING CONDITIONS
TA = 0°C to 70°C
Parameter
Symbol
Min
Max
Unit
Note
Supply voltage(for device with a nominal VCC of 2.5V)
VCC
2.3
2.7
V
I/O Supply voltage
VCCQ
2.3
2.7
V
I/O Reference voltage
VREF
VCCQ/2-50mV
VCCQ/2+50mV
V
1
I/O Termination voltage (system)
VTT
VREF-0.04
VREF+0.04
V
2
Input logic high voltage
VIH(DC)
VREF+0.15
VCCQ+0.3
V
4
Input logic low voltage
VIL(DC)
-0.3
VREF-0.15
V
4
Input Voltage Level, CK and CK# inputs
VIN(DC)
-0.3
VCCQ+0.3
V
Input Differential Voltage, CK and CK# inputs
VID(DC)
0.3
VCCQ+0.6
V
3
Input crossing point voltage, CK and CK# inputs
VIX(DC)
1.15
1.35
V
5
Input leakage current
II
-2
2
uA
Output leakage current
IOZ
-5
5
uA
Output High Current(Normal strengh driver); VOUT = VTT + 0.84V
IOH
-16.8
mA
Output High Current(Normal strengh driver); VOUT = VTT - 0.84V
IOL
16.8
mA
Output High Current(Half strengh driver); VOUT = VTT + 0.45V
IOH
-9
mA
Output High Current(Half strengh driver); VOUT = VTT - 0.45V
IOL
9mA
Notes:
1.
Includes ± 25mV margin for DC offset on VREF, and a combined total of ± 50mV margin for all AC noise and DC offset on VREF, bandwidth limited to 20MHz. The DRAM must
accommodate DRAM current spikes on VREF and internal DRAM noise coupled TO VREF, both of which may result in VREF noise. VREF should be de-coupled with an inductance of ≤ 3nH.
2.
VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF, and must track variations in the DC level of VREF
3.
VID is the magnitude of the difference between the input level on CK and the input level on CK.
4.
These parameters should be tested at the pin on actual components and may be checked at either the pin or the pad in simulation. The AC and DC input specications are relative to a
VREF envelop that has been bandwidth limited to 200MHZ.
5.
The value of VIX is expected to equal 0.5*VCCQ of the transmitting device and must track variations in the dc level of the same.
CAPACITANCE
TA = 25°C, f = 1MHz, VCC = 2.5V, VREF =2.5V ± 200mV
Parameter
Symbol
Max
Unit
Input Capacitance (A0-A12)
CIN1
21
pF
Input Capacitance (RAS#, CAS#, WE#)
CIN2
21
pF
Input Capacitance (CKE0)
CIN3
21
pF
Input Capacitance (CK0,CK0#)
CIN4
3pF
Input Capacitance (CS0#)
CIN5
12
pF
Input Capacitance (DQM0-DQM8)
CIN6
10
pF
Input Capacitance (BA0-BA1)
CIN7
21
pF
Data input/output capacitance (DQ0-DQ63)(DQS)
COUT
10
pF