- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄245680 > WV3HG64M72EER534D7SG (MICROSEMI CORP-PMG MICROELECTRONICS) 64M X 72 DDR DRAM MODULE, 0.5 ns, DMA244 PDF資料下載
參數(shù)資料
| 型號(hào)： | WV3HG64M72EER534D7SG |
| 廠商： | MICROSEMI CORP-PMG MICROELECTRONICS |
| 元件分類： | DRAM |
| 英文描述： | 64M X 72 DDR DRAM MODULE, 0.5 ns, DMA244 |
| 封裝： | ROHS COMPLIANT, DIMM-244 |
| 文件頁(yè)數(shù)： | 10/11頁(yè) |
| 文件大?。?/td> | 197K |
| 代理商： | WV3HG64M72EER534D7SG |
WV3HG64M72EER-D7
October 2006
Rev. 3
PRELIMINARY
8
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
DDR2 SDRAM COMPONENT AC TIMING PARAMETERS & SPECIFICATION (continued)
0°C ≤ TCASE < +70°C; VCCQ = + 1.8V ± 0.1V, VCC = +1.8V ± 0.1V
Parameter
Symbol
806
665
534
403
Unit
Min
Max
Min
Max
Min
Max
Min
Max
Command
and
Address
Address and control input pulse width for each input
tIPW
TBD
0.6
tCK
Address and control input setup time
tIS
TBD
250
ps
Address and control input hold time
tIH
TBD
375
475
ps
CAS# to CAS# command delay
tCCD
TBD
22
ps
ACTIVE to ACTIVE (same bank) command
tRC
TBD
60
65
ns
ACTIVE bank a to ACTIVE bank b command
tRRD
TBD
7.5
ns
ACTIVE to READ or WRITE delay
tRCD
TBD
15
ns
Four Bank Activate period
tFAW
TBD
37.5
ns
ACTIVE to PRECHARGE command
tRAS
TBD
45
70,000
45
70,000
ns
Internal READ to precharge command delay
tRTP
TBD
7.5
ns
Write recovery time
tWR
TBD
15
ns
Auto precharge write recovery + precharge time
tDAL
TBD
tWR + tRP
ns
Internal WRITE to READ command delay
tWTR
TBD
7.5
10
ns
PRECHARGE command period
tRP
TBD
15
ns
PRECHARGE ALL command period
tRPA
TBD
tRP + tCK
ns
LOAD MODE command cycle time
tMRD
TBD
22
tCK
CKE low to CK, CK# uncertainty
tDELAY
TBD
4.375
ns
Self
Refresh
REFRESH to Active or Refresh to Refresh command
interval
tRFC
TBD
127.5
70,000
127.5
70,000
ns
Average periodic refresh interval
tREFI
TBD
7.8
ns
Exit self refresh to non-READ command
tXSNR
TBD
tRPC(MIN)
+ 10
tRFC(MIN)
+ 10
ns
Exit self refresh to READ
tXSRD
TBD
200
tCK
Exit self refresh timing reference
tlSXR
TBD
tIS
ps
ODT
ODT tum-on delay
tAOND
TBD
2222
tCK
ODT turn-on
tACN
TBD
tAC(MIN)
tAC(MAX) +
1000
tAC(MIN)
tAC(MAX) +
1000
ps
ODT turn-off delay
tAOFD
TBD
2.5
tCK
ODT turn-off
tAOF
TBD
tAC(MIN)
tAC(MAX) +
600
tAC(MIN)
tAC(MAX) +
600
ps
ODT turn-on (power-down mode)
tAONPD
TBD
tAC(MIN) +
2000
2 x tCK +
tAC(MAX) +
1000 +1000
tAC(MIN) +
2000
2 x tCK +
tAC(MAX) +
1000
ps
ODT turn-off (power-down mode)
tAOFPD
TBD
tAC(MIN) +
2000
2 x tCK +
tAC(MAX) +
1000 +1000
tAC(MIN) +
2000
2 x tCK +
tAC(MAX) +
1000
ps
ODT to power-down entry latency
tANPD
TBD
33
tCK
ODT power-down exit latency
tAXPD
88
tCK
Power-Down
Exit active power-down to READ command, MR[bit12=0]
tXARD
22
tCK
Exit active power-down to READ command, MR[bit12=1]
tXARDS
6-AL
tCK
Exit precharge power-down to any non-READ command
tXP
22
tCK
CKE minimum high/low time
tCKE
33
tCK
AC specication is based on
SAMSUNG components. Other DRAM manufacturers specication may be different.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WMS128K8L-70FEM | 128K X 8 STANDARD SRAM, 70 ns, CDFP32 |
| WE128K32-300G2UQ | 128K X 32 EEPROM 5V MODULE, 300 ns, CQFP68 |
| W3EG6465S265D3 | 64M X 64 DDR DRAM MODULE, 0.75 ns, DMA184 |
| W3DG6416V10D2 | 16M X 64 SYNCHRONOUS DRAM MODULE, DMA168 |
| WV3HG264M72EEU806D4MG | 128M X 72 DDR DRAM MODULE, ZMA200 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| WV3HG64M72EER665D6IMG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR2 SDRAM REGISTERED DIMM, w/PLL |
| WV3HG64M72EER665D6ISG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR2 SDRAM REGISTERED DIMM, w/PLL |
| WV3HG64M72EER665D6MG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR2 SDRAM REGISTERED DIMM, w/PLL |
| WV3HG64M72EER665D6SG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR2 SDRAM REGISTERED DIMM, w/PLL |
| WV3HG64M72EER665D7MG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL, Mini-DIMM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。