<td id="rqu99"><label id="rqu99"><strong id="rqu99"></strong></label></td>
<li id="rqu99"></li>
    參數(shù)資料
    型號: X1228V14IZ-2.7
    廠商: INTERSIL CORP
    元件分類: XO, clock
    英文描述: RTC Module With CPU Supervisor
    中文描述: 1 TIMER(S), REAL TIME CLOCK, PDSO14
    封裝: ROHS COMPLIANT, PLASTIC, MO-153AC, TSSOP-14
    文件頁數(shù): 13/31頁
    文件大?。?/td> 569K
    代理商: X1228V14IZ-2.7
    X1228
    REV 1.3 3/24/04
    Characteristics subject to change without notice.
    13 of 31
    www.xicor.com
    STATUS REGISTER (SR)
    The Status Register is located in the CCR memory
    map area at address 003Fh. This is a volatile register
    only and is used to control the WEL and RWEL write
    enable latches, read two power status and two alarm
    bits. This register is separate from both the array and
    the Clock/Control Registers (CCR).
    Table 2. Status Register (SR)
    BAT: Battery Supply—Volatile
    This bit set to “1” indicates that the device is operating
    from V
    BACK
    , not V
    CC
    . It is a read-only bit and is set/
    reset by hardware (X1228 internally). Once the device
    begins operating from V
    CC
    , the device sets this bit to
    “0”.
    AL1, AL0: Alarm bits—Volatile
    These bits announce if either alarm 0 or alarm 1 match
    the real time clock. If there is a match, the respective
    bit is set to ‘1’. The falling edge of the last data bit in a
    SR Read operation resets the flags. Note: Only the AL
    bits that are set when an SR read starts will be reset.
    An alarm bit that is set by an alarm occurring during an
    SR read operation will remain set after the read opera-
    tion is complete.
    RWEL: Register Write Enable Latch—Volatile
    This bit is a volatile latch that powers up in the LOW
    (disabled) state. The RWEL bit must be set to “1” prior
    to any writes to the Clock/Control Registers. Writes to
    RWEL bit do not cause a nonvolatile write cycle, so the
    device is ready for the next operation immediately after
    the stop condition. A write to the CCR requires both
    the RWEL and WEL bits to be set in a specific
    sequence.
    WEL: Write Enable Latch—Volatile
    The WEL bit controls the access to the CCR and mem-
    ory array during a write operation. This bit is a volatile
    latch that powers up in the LOW (disabled) state. While
    the WEL bit is LOW, writes to the CCR or any array
    address will be ignored (no acknowledge will be issued
    after the Data Byte). The WEL bit is set by writing a “1”
    to the WEL bit and zeroes to the other bits of the Sta-
    tus Register. Once set, WEL remains set until either
    reset to 0 (by writing a “0” to the WEL bit and zeroes to
    the other bits of the Status Register) or until the part
    powers up again. Writes to WEL bit do not cause a
    nonvolatile write cycle, so the device is ready for the
    next operation immediately after the stop condition.
    RTCF: Real Time Clock Fail Bit—Volatile
    This bit is set to a ‘1’ after a total power failure. This is a
    read only bit that is set by hardware (X1228 internally)
    when the device powers up after having lost all power
    to the device. The bit is set regardless of whether V
    CC
    or V
    BACK
    is applied first. The loss of only one of the
    supplies does not result in setting the RTCF bit. The
    first valid write to the RTC after a complete power fail-
    ure (writing one byte is sufficient) resets the RTCF bit
    to ‘0’.
    Unused Bits:
    This device does not use bits 3 or 4 in the SR, but must
    have a zero in these bit positions. The Data Byte out-
    put during a SR read will contain zeros in these bit
    locations.
    CONTROL REGISTERS
    The Control Bits and Registers, described under this
    section, are nonvolatile.
    Block Protect Bits—BP2, BP1, BP0
    The Block Protect Bits, BP2, BP1 and BP0, determine
    which blocks of the array are write protected. A write to a
    protected block of memory is ignored. The block protect
    bits will prevent write operations to one of eight segments
    of the array. The partitions are described in Table 3 .
    Table 3. Block Protect Bits
    Watchdog Timer Control Bits—WD1, WD0
    The bits WD1 and WD0 control the period of the
    Watchdog Timer. See Table 4 for options.
    Addr
    003Fh
    Default
    7
    6
    5
    4
    0
    0
    3
    0
    0
    2
    1
    0
    BAT
    0
    AL1
    0
    AL0
    0
    RWEL
    0
    WEL
    0
    RTCF
    1
    B
    B
    B
    Protected Addresses
    X1228
    None
    180h – 1FFh
    100h – 1FFh
    000h – 1FFh
    000h – 03Fh
    000h – 07Fh
    000h – 0FFh
    000h – 1FFh
    Array Lock
    None (Default)
    Upper 1/4
    Upper 1/2
    Full Array
    First Page
    First 2 pgs
    First 4 pgs
    First 8 pgs
    0
    0
    0
    0
    1
    1
    1
    1
    0
    0
    1
    1
    0
    0
    1
    1
    0
    1
    0
    1
    0
    1
    0
    1
    相關(guān)PDF資料
    PDF描述
    X1240 Real Time Clock/Calendar with EEPROM
    X1240S8 Real Time Clock/Calendar with EEPROM
    X1240S8I Real Time Clock/Calendar with EEPROM
    X1240V8 Real Time Clock/Calendar with EEPROM
    X1240V8I Real Time Clock/Calendar with EEPROM
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    X1228V14IZ-4.5A 功能描述:IC RTC/CAL/CPU SUP EE 14-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 實時時鐘 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:時鐘/日歷 特點:警報器,閏年,SRAM 存儲容量:- 時間格式:HH:MM:SS(12/24 小時) 數(shù)據(jù)格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源,電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN EP 包裝:管件
    X1228V14Z 功能描述:IC RTC/CAL/CPU SUP EE 14-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 實時時鐘 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:時鐘/日歷 特點:警報器,閏年,SRAM 存儲容量:- 時間格式:HH:MM:SS(12/24 小時) 數(shù)據(jù)格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源,電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN EP 包裝:管件
    X1228V14Z-2.7 功能描述:IC RTC/CAL/CPU SUP EE 14-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 實時時鐘 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:時鐘/日歷 特點:警報器,閏年,SRAM 存儲容量:- 時間格式:HH:MM:SS(12/24 小時) 數(shù)據(jù)格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源,電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN EP 包裝:管件
    X1228V14Z-2.7A 功能描述:IC RTC/CAL/CPU SUP EE 14-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 實時時鐘 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:時鐘/日歷 特點:警報器,閏年,SRAM 存儲容量:- 時間格式:HH:MM:SS(12/24 小時) 數(shù)據(jù)格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源,電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN EP 包裝:管件
    X1228V14Z-4.5A 功能描述:IC RTC/CAL/CPU SUP EE 14-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 實時時鐘 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:時鐘/日歷 特點:警報器,閏年,SRAM 存儲容量:- 時間格式:HH:MM:SS(12/24 小時) 數(shù)據(jù)格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源,電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN EP 包裝:管件