- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376436 > X1286V14I (INTERSIL CORP) Intersil Real Time Clock/Calendar/CPU Supervisor with EEPROM X1286 PDF資料下載
參數(shù)資料
| 型號(hào)： | X1286V14I |
| 廠商： | INTERSIL CORP |
| 元件分類： | XO, clock |
| 英文描述： | Intersil Real Time Clock/Calendar/CPU Supervisor with EEPROM X1286 |
| 中文描述： | 1 TIMER(S), REAL TIME CLOCK, PDSO14 |
| 封裝： | 4.40 MM, PLASTIC, TSSOP-14 |
| 文件頁數(shù)： | 19/25頁 |
| 文件大?。?/td> | 365K |
| 代理商： | X1286V14I |
19
FN8101.0
March 29, 2005
It should be noted that the ninth clock cycle of the read
operation is not a “don’t care.” To terminate a read
operation, the master must either issue a stop condi-
tion during the ninth cycle or hold SDA HIGH during
the ninth clock cycle and then issue a stop condition.
Random Read
Random read operations allows the master to access
any location in the X1286. Prior to issuing the Slave
Address Byte with the R/W bit set to zero, the master
must first perform a “dummy” write operation.
The master issues the start condition and the slave
address byte, receives an acknowledge, then issues
the word address bytes. After acknowledging receipt
of each word address byte, the master immediately
issues another start condition and the slave address
byte with the R/W bit set to one. This is followed by an
acknowledge from the device and then by the eight bit
data word. The master terminates the read operation
by not responding with an acknowledge and then issu-
ing a stop condition. Refer to Figure 13 for the
address, acknowledge, and data transfer sequence.
In a similar operation called “Set Current Address,” the
device sets the address if a stop is issued instead of
the second start shown in Figure 13. The X1286 then
goes into standby mode after the stop and all bus
activity will be ignored until a start is detected. This
operation loads the new address into the address
counter. The next Current Address Read operation will
read from the newly loaded address. This operation
could be useful if the master knows the next address it
needs to read, but is not ready for the data.
Sequential Read
Sequential reads can be initiated as either a current
address read or random address read. The first data
byte is transmitted as with the other modes; however,
the master now responds with an acknowledge, indi-
cating it requires additional data. The device continues
to output data for each acknowledge received. The
master terminates the read operation by not responding
with an acknowledge and then issuing a stop condition.
The data output is sequential, with the data from
address n followed by the data from address n + 1.
The address counter for read operations increments
through all page and column addresses, allowing the
entire memory contents to be serially read during one
operation. At the end of the address space the counter
“rolls over” to the start of the address space and the
X1286 continues to output data for each acknowledge
received. Refer to Figure 14 for the acknowledge and
data transfer sequence.
Figure 13. Random Address Read Sequence
Figure 14. Sequential Read Sequence
0
Slave
Address
Word
Address 1
A
C
K
A
C
K
S
t
a
r
t
S
t
o
p
Slave
Address
Data
A
C
K
1
S
t
a
r
t
SDA Bus
Signals from
the Slave
Signals from
the Master
A
C
K
Word
Address 0
1
1
1
1
0
1
1
1
1
Data
(2)
S
t
o
p
Slave
Address
Data
(n)
A
C
K
A
C
K
SDA Bus
Signals from
the Slave
Signals from
the Master
1
Data
(n-1)
A
C
K
A
C
K
(n is any integer greater than 1)
Data
(1)
X1286
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X1288V14IZ | 2-Wire⑩ RTC Real Time Clock/Calendar/CPU Supervisor with EEPROM |
| X1288V14IZ-2.7 | 2-Wire⑩ RTC Real Time Clock/Calendar/CPU Supervisor with EEPROM |
| X1288V14IZ-2.7A | 2-Wire⑩ RTC Real Time Clock/Calendar/CPU Supervisor with EEPROM |
| X1288V14IZ-4.5A | 2-Wire⑩ RTC Real Time Clock/Calendar/CPU Supervisor with EEPROM |
| X1288V14Z | 2-Wire⑩ RTC Real Time Clock/Calendar/CPU Supervisor with EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X1286V14IT1 | 功能描述:IC RTC/CAL/CPU SUP EE 14-TSSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 實(shí)時(shí)時(shí)鐘 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時(shí)鐘/日歷 特點(diǎn):警報(bào)器，閏年，SRAM 存儲(chǔ)容量:- 時(shí)間格式:HH:MM:SS（12/24 小時(shí)） 數(shù)據(jù)格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源，電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN EP 包裝:管件 |
| X1286V14IZ | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Intersil Real Time Clock/Calendar/CPU Supervisor with EEPROM |
| X1286V14T1 | 功能描述:IC RTC/CAL/CPU SUP EE 14-TSSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 實(shí)時(shí)時(shí)鐘 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時(shí)鐘/日歷 特點(diǎn):警報(bào)器，閏年，SRAM 存儲(chǔ)容量:- 時(shí)間格式:HH:MM:SS（12/24 小時(shí)） 數(shù)據(jù)格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源，電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN EP 包裝:管件 |
| X1286V14Z | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Intersil Real Time Clock/Calendar/CPU Supervisor with EEPROM |
| X1288 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:2-Wire RTC Real Time Clock/Calendar/CPU Supervisor with EEPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。