參數(shù)資料
型號: X25020S-2.7V
元件分類: EEPROM
英文描述: EEPROM
中文描述: EEPROM的
文件頁數(shù): 4/13頁
文件大?。?/td> 128K
代理商: X25020S-2.7V
X25020
Characteristics subject to change without notice.
4 of 13
REV 1.1 7/12/00
www.xicor.com
FORNEWDESGNS
To read the status register CS line is first pulled LOW
to select the device, followed by the 8-bit RDSR
instruction. After the read status register opcode is
sent, the contents of the status register are shifted out
on the SO line. Figure 2 illustrates the read status reg-
ister sequence.
Write Sequence
Prior to any attempt to write data into the X25020, the
“write enable” latch must first be set by issuing the
WREN instruction (See Figure 3). CS is first taken
LOW, then the WREN instruction is clocked into the
X25020. After all eight bits of the instruction are trans-
mitted, CS must then be taken HIGH. If the user con-
tinues the write operation without taking CS HIGH after
issuing the WREN instruction, the write operation will
be ignored.
To write data to the EEPROM memory array, the user
issues the WRITE instruction, followed by the address
and then the data to be written. This is minimally a
thirty-two clock operation. CS must go LOW and remain
LOW for the duration of the operation. The host may
continue to write up to 16 bytes of data to the X25020.
The only restriction is that the 16 bytes must reside on
the same page. If the address counter reaches the end
of the page and the clock continues, the counter will “roll
over” to the first address of the page and overwrite any
data that may have been written.
For the write operation (byte or page write) to be com-
pleted, CS can only be brought HIGH after bit 0 of data
byte N is clocked in. If it is brought HIGH at any other
time, the write operation will not be completed. Refer to
Figures 4 and 5 for a detailed illustration of the write
sequences and time frames in which CS going HIGH
are valid.
To write to the status register, the WRSR instruction is
followed by the data to be written. Data bits 0, 1, 4, 5, 6
and 7 must be “0”. Figure 6 illustrates this sequence.
While the write is in progress following a status register
or EEPROM write sequence, the status register may
be read to check the WIP bit. During this time the WIP
bit will be HIGH.
Hold Operation
The HOLD input should be HIGH (at V
operation. If a data transfer is to be interrupted, HOLD
can be pulled LOW to suspend the transfer until it can
be resumed. The only restriction is the SCK input must
be LOW when HOLD is first pulled LOW, and SCK
must also be LOW when HOLD is released.
IH
) under normal
The HOLD input may be tied HIGH either directly to
V
CC
or tied to V
CC
through a resistor.
Operational Notes
The X25020 powers-up in the following state:
– The device is in the low power standby state.
– A HIGH to LOW transition on CS is required to enter
an active state and receive an instruction.
– SO pin is high impedance.
– The “write enable” latch is reset.
Data Protection
The following circuitry has been included to prevent
inadvertent writes:
– The “write enable” latch is reset upon power-up.
– A WREN instruction must be issued to set the “write
enable” latch.
– CS must come HIGH at the proper clock count in
order to start a write cycle.
相關(guān)PDF資料
PDF描述
X25020SI-2.7V 100V Single N-Channel HEXFET Power MOSFET in a TO-220AB package; Similar to IRF8010 with Lead Free Packaging
X25020V-2.7 20V Single N-Channel HEXFET Power MOSFET in a TO-220AB package; A IRL3502PBF with Standard Packaging
X25020V-3 SPI Serial EEPROM
X25020VI SPI Serial EEPROM
X25020VI-2.7 SPI Serial EEPROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
X25020S-2R7 制造商:Panasonic Industrial Company 功能描述:IC
X25020S-3 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:SPI Serial E2PROM with Block LockTM Protection
X25020SG-2.7 制造商:ICMIC 制造商全稱:IC MICROSYSTEMS 功能描述:SPI Serial E2PROM with Block LockTM Protection
X25020SG-3 制造商:ICMIC 制造商全稱:IC MICROSYSTEMS 功能描述:SPI Serial E2PROM with Block LockTM Protection
X25020SI 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:SPI Serial E2PROM with Block LockTM Protection