- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371212 > X25080VI ; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No RoHS Compliant: No PDF資料下載
參數(shù)資料
| 型號： | X25080VI |
| 英文描述： | ; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No RoHS Compliant: No |
| 中文描述： | SPI串行E2PROM的保護帶座LockTM |
| 文件頁數(shù)： | 1/15頁 |
| 文件大小： | 70K |
| 代理商： | X25080VI |
X25080
1
8K
X25080
1K x 8 Bit
Xicor, Inc. 1994, 1995, 1996 Patents Pending
3090-1.7 6/11/96 T3/C1/D0 NS
Characteristics subject to change without notice
Direct Write and Block Lock Protection is a trademark of Xicor, Inc.
SPI Serial E
2
PROM With Block Lock
TM
Protection
FEATURES
2MHz Clock Rate
SPI Modes (0,0 & 1,1)
1K X 8 Bits
—32 Byte Page Mode
Low Power CMOS
—<1
μ
A Standby Current
—<5mA Active Current
2.7V To 5.5V Power Supply
Block Lock Protection
—Protect 1/4, 1/2 or all of E
2
PROM Array
Built-in Inadvertent Write Protection
—Power-Up/Power-Down protection circuitry
—Write Enable Latch
—Write Protect Pin
Self-Timed Write Cycle
—5ms Write Cycle Time (Typical)
High Reliability
—Endurance: 100,000 cycles
—Data Retention: 100 Years
—ESD protection: 2000V on all pins
8-Lead PDlP Package
8-Lead SOIC Package
14-Lead TSSOP Package
DESCRIPTION
The X25080 is a CMOS 8192-bit serial E
2
PROM,
internally organized as 1K x 8. The X25080 features a
Serial Peripheral Interface (SPI) and software protocol
allowing operation on a simple three-wire bus. The bus
signals are a clock input (SCK) plus separate data in (SI)
and data out (SO) lines. Access to the device is con-
trolled through a chip select (
CS
) input, allowing any
number of devices to share the same bus.
The X25080 also features two additional inputs that
provide the end user with added flexibility. By asserting
the
HOLD
input, the X25080 will ignore transitions on its
inputs, thus allowing the host to service higher priority
interrupts. The
WP
input can be used as a hardwire input
to the X25080 disabling all write attempts to the status
register, thus providing a mechanism for limiting end
user capability of altering 0, 1/4, 1/2 or all of the memory.
The X25080 utilizes Xicor’s proprietary Direct Write
cell, providing a minimum endurance of 100,000 cycles
and a minimum data retention of 100 years.
FUNCTIONAL DIAGRAM
COMMAND
DECODE
AND
CONTROL
LOGIC
WRITE
CONTROL
AND
TIMING
LOGIC
WRITE
PROTECT
LOGIC
X DECODE
LOGIC
1K BYTE
ARRAY
8 X 256
Y DECODE
DATA REGISTER
SO
SI
SCK
CS
HOLD
WP
8
16
8
32
STATUS
REGISTER
8
16 X 256
8 X 256
3090 ILL F01
A
PPLICATION
N
OTE
A V A I L A B L E
AN61
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X25080VM | ; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No RoHS Compliant: No |
| X25080S-2.7 | SPI Serial E2PROM With Block LockTM Protection |
| X25080SI | ; Connector Type A:9 Pin DIN; Cable Length:5m; For Use With:NT2S Operator Interface; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No |
| X25080SI-2.7 | SPI Serial E2PROM With Block LockTM Protection |
| X25080SM | SPI Serial E2PROM With Block LockTM Protection |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X25080VI-2.7 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:SPI Serial E2PROM With Block LockTM Protection |
| X25080VM | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:SPI Serial E2PROM With Block LockTM Protection |
| X25080VM-2.7 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:SPI Serial E2PROM With Block LockTM Protection |
| X25081P | 制造商:Intersil Corporation 功能描述: |
| X25097 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:5MHz Low Power SPI Serial E 2 PROM with IDLock TM Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復。