- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371221 > X25328S8I-1.8 V CC Supervisory Circuit w/Serial E 2 PROM PDF資料下載
參數(shù)資料
| 型號： | X25328S8I-1.8 |
| 英文描述： | V CC Supervisory Circuit w/Serial E 2 PROM |
| 中文描述： | V CC的監(jiān)控電路瓦特/ 2 PROM的串行首頁 |
| 文件頁數(shù)： | 2/16頁 |
| 文件大?。?/td> | 73K |
| 代理商： | X25328S8I-1.8 |
X25648/49, X25328/29, X25168/69
2
PIN DESCRIPTIONS
Serial Output (SO)
SO is a push/pull serial data output pin. During a read
cycle, data is shifted out on this pin. Data is clocked out by
the falling edge of the serial clock.
Serial Input (SI)
SI is a serial data input pin. All opcodes, byte addresses,
and data to be written to the memory are input on this pin.
Data is latched by the rising edge of the serial clock.
Serial Clock (SCK)
The Serial Clock controls the serial bus timing for data
input and output. Opcodes, addresses, or data present on
the SI pin are latched on the rising edge of the clock input,
while data on the SO pin change after the falling edge of
the clock input.
Chip Select (CS)
When CS is HIGH, the device is deselected and the SO
output pin is at high impedance and unless a nonvolatile
write cycle is underway, the device will be in the standby
power mode. CS LOW enables the device, placing it in
the active power mode. It should be noted that after
power-up, a HIGH to LOW transition on CS is required
prior to the start of any operation.
Write Protect (WP)
When WP is low and the nonvolatile bit WPEN is “1”,
nonvolatile writes to the device Status Register are
disabled, but the part otherwise functions normally. When
WP is held high, all functions, including nonvolatile writes
to the Status Register operate normally. If an internal
Status Register Write Cycle has already been initiated,
WP going low while WPEN is a “1” will have no effect on
this write. Subsequent write attempts to the Status
Register under these conditions will be disabled.
The WP pin function is blocked when the WPEN bit in the
Status Register is “0”. This allows the user to install the
device in a system with WP pin grounded and still be able
to program the Status Register. The WP pin functions will
be enabled when the WPEN bit is set to a “1”.
Reset (RESET/RESET)
RESET/RESET is an active LOW/HIGH, open drain out-
put which goes active whenever Vcc falls below the mini-
mum Vcc sense level. It will remain active until Vcc rises
above the minimum Vcc sense level for 200ms.
PIN CONFIGURATION
PIN NAMES
7036 FRM T01
Symbol
CS
SO
SI
SCK
WP
V
SS
V
CC
RESET/RESET
Description
Chip Select Input
Serial Output
Serial Input
Serial Clock Input
Program Protect Input
Ground
Supply Voltage
Reset Output
14-LEAD SOIC
X25648/49
NC
CS
CS
SO
WP
VSS
NC
1
2
3
4
5
6
7
RESET/RESET
SCK
SI
NC
14
13
12
11
10
9
8
VCC
VCC
NC
7036 FRM 02
8-LEAD SOIC
X25328/29
X25168/69
CS
SO
WP
VSS
1
2
3
4
RESET/RESET
SCK
SI
8
7
6
5
VCC
14-LEAD TSSOP
X25328/29
X25168/69
SO
NC
WP
VSS
1
2
3
4
5
6
7
RESET/RESET
NC
NC
NC
SCK
SI
14
13
12
11
10
9
8
VCC
CS
NC
NC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X25168S8I-1.8 | Series 940-F/947, 500 mm to 5000 mm [19.7 in to 196.0 in], Plastic M30, 5 pin M12 x 1, analog output (0 Vdc to 10 Vdc) |
| X25168S14 | V CC Supervisory Circuit w/Serial E 2 PROM |
| X25168S14-1.8 | V CC Supervisory Circuit w/Serial E 2 PROM |
| X25168S14-2.7 | V CC Supervisory Circuit w/Serial E 2 PROM |
| X25168S14I | V CC Supervisory Circuit w/Serial E 2 PROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X25328S8I-2.7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPI Serial EEPROM with Supervisory Features |
| X25328V14 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPI Serial EEPROM with Supervisory Features |
| X25328V14-1.8 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:V CC Supervisory Circuit w/Serial E 2 PROM |
| X25328V14-2.7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPI Serial EEPROM with Supervisory Features |
| X25328V14I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPI Serial EEPROM with Supervisory Features |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。