- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371224 > X25F016SE-5 SerialFlash⑩ Memory With Block LockTM Protection PDF資料下載
參數(shù)資料
| 型號(hào)： | X25F016SE-5 |
| 英文描述： | SerialFlash⑩ Memory With Block LockTM Protection |
| 中文描述： | SerialFlash⑩帶座LockTM內(nèi)存保護(hù) |
| 文件頁(yè)數(shù)： | 3/16頁(yè) |
| 文件大?。?/td> | 71K |
| 代理商： | X25F016SE-5 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
X25F064/032/016/008
3
formatted as follows:
PPEN, BL0, and BL1 are set by the PRSR instruction.
PEL and PIP are “read-only” and automatically set by
other operations.
The Programming-In-Process (PIP) bit indicates
whether the X25F064/032/016/008 device is busy
with a program operation. When set to a “1”
programming is in progress, when set to a “0” no
programming is in progress. During programming, all
other bits are set to “1”.
The Program Enable Latch (PEL) bit indicates the
status of the program enable latch. When set to a “1” the
latch is set; when set to a “0” the latch is reset.
The Block Lock (BL0 and BL1) bits are nonvolatile and
allow the user to select one of four levels of protection.
The X25F064/032/016/008 device array is divided into
four equal segments. One, two, or all four of the seg-
ments may be locked. That is, the user may read the
segments, but will be unable to alter (program) data
within the selected segments. The partitioning is con-
trolled as illustrated below.
Status Register Bits
BL1
Array Addresses
Locked
BL0
0
0
1
1
0
1
0
1
None
upper fourth
upper half
All
6685 PGM T03.1
Program-Protect Enable
The Program-Protect-Enable bit (PPEN) in the
X25F064/032/016/008 status register acts as an
enable bit for the
PP
pin.
PRINCIPLES OF OPERATION
The X25F064/032/016/008 family are SerialFlash
Memory designed to interface directly with the synchro-
nous serial peripheral interface (SPI) of many popular
microcontroller families.
The X25F064/032/016/008 family contains an 8-bit
instruction register. It is accessed via the SI input, with
data being clocked in on the rising SCK.
CS
must be
LOW and the
HOLD
and
PP
inputs must be HIGH during
the entire operation. The
PP
input is “Don’t Care” if
PPEN is set “0”.
Table 1 contains a list of the instructions and their
operation codes. All instructions, addresses and data
are transferred MSB first.
Data input is sampled on the first rising edge of SCK after
CS
goes LOW. SCK is static, allowing the user to stop
the clock and then resume operations. If the clock line is
shared with other peripheral devices on the SPI bus, the
user can assert the
HOLD
input to place the X25F064/
032/016/008 into a “PAUSE” condition. After
releasing
HOLD
, the X25F064/032/016/008 device will
resume operation from the point when
HOLD
was first
asserted.
Program Enable Latch
The X25F064/032/016/008 device contains a
program enable latch. This latch must be SET before a
program operation will be completed internally. The
PREN instruction will set the latch and the PRDI
instruction will reset the latch. This latch is automatically
reset on power-up and after the completion of a sector
program or status register write cycle.
Status Register
The RDSR instruction provides access to the status
register. The status register may be read at any time,
even during a program cycle. The status register is
7
6
X
5
X
4
X
3
2
1
0
PPEN
BL1
BL0
PEL
6685 PGM T02.2
PIP
Table 1. Instruction Set
Instruction Name
PREN
PRDI
RDSR
PRSR
READ
Instruction Format*
0000 0110
0000 0100
0000 0101
0000 0001
0000 0011
Operation
Set the Program Enable Latch (Enable Program Operations)
Reset the Program Enable Latch (Disable Program Operations)
Read Status Register
Program Status Register
Read from Memory Array beginning at Selected Address
Program Memory Array beginning at Selected Address
(32 Bytes)
PROGRAM
0000 0010
6685 PGM T04.2
*Instructions are shown MSB in leftmost position. Instructions are transferred MSB first.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X25F016VI-5 | SerialFlash⑩ Memory With Block LockTM Protection |
| X25F047V-5 | SPI SerialFlash with Block Lock TM Protection |
| X25F047VI | SPI SerialFlash with Block Lock TM Protection |
| X25F047VI-5 | SPI SerialFlash with Block Lock TM Protection |
| X25F047P-5 | SPI SerialFlash with Block Lock TM Protection |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X25F016SI | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:SerialFlash⑩ Memory With Block LockTM Protection |
| X25F016SI-5 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:SerialFlash⑩ Memory With Block LockTM Protection |
| X25F016V | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:SerialFlash⑩ Memory With Block LockTM Protection |
| X25F016V-5 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:SerialFlash⑩ Memory With Block LockTM Protection |
| X25F016VE | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:SerialFlash⑩ Memory With Block LockTM Protection |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。