- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376437 > X28HC256JZ-15 (INTERSIL CORP) 5 Volt, Byte Alterable EEPROM PDF資料下載
參數(shù)資料
| 型號： | X28HC256JZ-15 |
| 廠商： | INTERSIL CORP |
| 元件分類： | DRAM |
| 英文描述： | 5 Volt, Byte Alterable EEPROM |
| 中文描述： | 32K X 8 EEPROM 5V, 150 ns, PQCC32 |
| 封裝： | ROHS COMPLIANT, PLASTIC, MS-016AE, LCC-32 |
| 文件頁數(shù)： | 9/15頁 |
| 文件大?。?/td> | 294K |
| 代理商： | X28HC256JZ-15 |
9
FN8108.1
May 17, 2006
RESETTING SOFTWARE DATA PROTECTION
Figure 8. Reset Software Data Protection Timing Sequence
Figure 9. Write Sequence for resetting Software
Data Protection
In the event the user wants to deactivate the software
data protection feature for testing or reprogramming in
an EEPROM programmer, the following six step algo-
rithm will reset the internal protection circuit. After t
WC
,
the X28HC256 will be in standard operating mode.
Note:
Once initiated, the sequence of write operations
should not be interrupted.
SYSTEM CONSIDERATIONS
Because the X28HC256 is frequently used in large
memory arrays, it is provided with a two line control
architecture for both read and write operations. Proper
usage can provide the lowest possible power dissipa-
tion, and eliminate the possibility of contention where
multiple I/O pins share the same bus.
To gain the most benefit, it is recommended that CE
be decoded from the address bus and be used as the
primary device selection input. Both OE and WE would
then be common among all devices in the array. For a
read operation, this assures that all deselected
devices are in their standby mode, and that only the
selected device(s) is/are outputting data on the bus.
Because the X28HC256 has two power modes,
standby and active, proper decoupling of the memory
array is of prime concern. Enabling CE will cause tran-
sient current spikes. The magnitude of these spikes is
dependent on the output capacitive loading of the l/Os.
Therefore, the larger the array sharing a common bus,
the larger the transient spikes. The voltage peaks
associated with the current transients can be sup-
pressed by the proper selection and placement of
decoupling capacitors. As a minimum, it is recom-
mended that a 0.1μF high frequency ceramic capacitor
be used between V
CC
and V
SS
at each device.
Depending on the size of the array, the value of the
capacitor may have to be larger.
In addition, it is recommended that a 4.7μF electrolytic
bulk capacitor be placed between V
CC
and V
SS
for
each eight devices employed in the array. This bulk
capacitor is employed to overcome the voltage droop
caused by the inductive effects of the PC board traces.
CE
WE
Standard
Operating
Mode
V
CC
Data
Address
AAA
5555
55
2AAA
80
5555
t
WC
AA
5555
55
2AAA
20
5555
Write Data 55
to Address
2AAA
Write Data 55
to Address
2AAA
Write Data 80
to Address
5555
Write Data AA
to Address
5555
Write Data 20
to Address
5555
Write Data AA
to Address
5555
After t
WC
,
Re-Enters
Unprotected
State
X28HC256
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X28HC256PIZ-12 | 5 Volt, Byte Alterable EEPROM |
| X28HC256PZ-12 | 5 Volt, Byte Alterable EEPROM |
| X28HC256PZ-15 | 5 Volt, Byte Alterable EEPROM |
| X28HC64JIZ-70 | 5 Volt, Byte Alterable EEPROM |
| X28HC64JIZ-90 | 5 Volt, Byte Alterable EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X28HC256JZ-15T1 | 功能描述:IC EEPROM 256KBIT 150NS 32PLCC RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:96 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:1M (64K x 16) 速度:150ns 接口:并聯(lián) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤 |
| X28HC256JZ-90 | 制造商:Intersil Corporation 功能描述:32KX8 EEPROM CMOS HI-SPEED 32LD PLCC 制造商:Intersil Corporation 功能描述:EEPROM PARALLEL 256KBIT 32KX8 5V 32PLCC - Rail/Tube |
| X28HC256JZ-90T1 | 制造商:Intersil Corporation 功能描述:EEPROM PARALLEL 256KBIT 32KX8 5V 32PLCC - Tape and Reel |
| X28HC256K-12 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:5 Volt, Byte Alterable EEPROM |
| X28HC256K-15 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:5 Volt, Byte Alterable EEPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。