- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371244 > X28LC513J-15 Hook-Up Wire; Conductor Size AWG:16; No. Strands x Strand Size:19 x 28; Jacket Color:White; Approval Bodies:UL, CSA; Approval Categories:UL AWM Style 1061; CSA AWM; Conductor Material:Copper; Jacket Material:Polyvinylchloride (PVC) RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號(hào)： | X28LC513J-15 |
| 英文描述： | Hook-Up Wire; Conductor Size AWG:16; No. Strands x Strand Size:19 x 28; Jacket Color:White; Approval Bodies:UL, CSA; Approval Categories:UL AWM Style 1061; CSA AWM; Conductor Material:Copper; Jacket Material:Polyvinylchloride (PVC) RoHS Compliant: Yes |
| 中文描述： | 3.3伏，可變E2PROM的字節(jié) |
| 文件頁(yè)數(shù)： | 3/19頁(yè) |
| 文件大?。?/td> | 99K |
| 代理商： | X28LC513J-15 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
X28LC512/X28LC513
3
DEVICE OPERATION
Read
Read operations are initiated by both
OE
and
CE
LOW.
The read operation is terminated by either
CE
or
OE
returning HIGH. This two line control architecture elimi-
nates bus contention in a system environment. The data
bus will be in a high impedance state when either
OE
or
CE
is HIGH.
Write
Write operations are initiated when both
CE
and
WE
are
LOW and
OE
is HIGH. The X28LC512/513 supports
both a
CE
and
WE
controlled write cycle. That is, the
address is latched by the falling edge of either
CE
or
WE
,
whichever occurs last. Similarly, the data is latched
internally by the rising edge of either
CE
or
WE
, which-
ever occurs first. A byte write operation, once initiated,
will automatically continue to completion, typically within
5ms.
Page Write Operation
The page write feature of the X28LC512/513 allows the
entire memory to be written in 2.5 seconds. Page write
allows two to one hundred twenty-eight bytes of data to
be consecutively written to the X28LC512/513 prior to
the commencement of the internal programming cycle.
The host can fetch data from another device within the
system during a page write operation (change the source
address), but the page address (A
7
through A
15
) for
each subsequent valid write cycle to the part during this
operation must be the same as the initial page address.
The page write mode can be initiated during any write
operation. Following the initial byte write cycle, the host
can write an additional one to one hundred twenty-
seven bytes in the same manner as the first byte was
written. Each successive byte load cycle, started by the
WE
HIGH to LOW transition, must begin within 100
μ
s of
the falling edge of the preceding
WE
. If a subsequent
WE
HIGH to LOW transition is not detected within
100
μ
s, the internal automatic programming cycle will
commence. There is no page write window limitation.
Effectively the page write window is infinitely wide, so
long as the host continues to access the device within
the byte load cycle time of 100
μ
s.
Write Operation Status Bits
The X28LC512/513 provides the user two write opera-
tion status bits. These can be used to optimize a system
write cycle time. The status bits are mapped onto the
I/O bus as shown in Figure 1.
Figure 1. Status Bit Assignment
5
TB
DP
4
3
2
1
0
I/O
RESERVED
TOGGLE BIT
DATA POLLING
3005 ILL F11
DATA
Polling (I/O
7
)
The X28LC512/513 features
DATA
Polling as a method
to indicate to the host system that the byte write or page
write cycle has completed.
DATA
Polling allows a simple
bit test operation to determine the status of the X28LC512/
513, eliminating additional interrupt inputs or external
hardware. During the internal programming cycle, any
attempt to read the last byte written will produce the
complement of that data on I/O
7
(i.e. write data = 0xxx
xxxx, read data = 1xxx xxxx). Once the programming
cycle is complete, I/O
7
will reflect true data.
Toggle Bit (I/O
6
)
The X28LC512/513 also provides another method for
determining when the internal write cycle is complete.
During the internal programming cycle, I/O
6
will toggle
from HIGH to LOW and LOW to HIGH on subsequent
attempts to read the device. When the internal cycle is
complete the toggling will cease and the device will be
accessible for additional read or write operations.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X28LC512JI-15 | 3.3 Volt, Byte Alterable E2PROM |
| X28LC512JI-20 | 3.3 Volt, Byte Alterable E2PROM |
| X28LC512JI-25 | 3.3 Volt, Byte Alterable E2PROM |
| X28LC512PI-15 | 3.3 Volt, Byte Alterable E2PROM |
| X28LC512PI-20 | 3.3 Volt, Byte Alterable E2PROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X28LC513J-20 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:3.3 Volt, Byte Alterable E2PROM |
| X28LC513J-25 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:3.3 Volt, Byte Alterable E2PROM |
| X28LC513JI-15 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:3.3 Volt, Byte Alterable E2PROM |
| X28LC513JI-20 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:3.3 Volt, Byte Alterable E2PROM |
| X28LC513JI-25 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:3.3 Volt, Byte Alterable E2PROM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。