- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371252 > X40420S14-A (INTERSIL CORP) Dual Voltage Monitor with Intergrated CPU Supervisor PDF資料下載
參數(shù)資料
| 型號(hào)： | X40420S14-A |
| 廠商： | INTERSIL CORP |
| 元件分類： | 電源管理 |
| 英文描述： | Dual Voltage Monitor with Intergrated CPU Supervisor |
| 中文描述： | 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO14 |
| 封裝： | 0.150 INCH, SOIC-14 |
| 文件頁(yè)數(shù)： | 5/25頁(yè) |
| 文件大?。?/td> | 156K |
| 代理商： | X40420S14-A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)
into the V
TRIPx
cell. If however, the new setting is to be
lower than the present setting, then it is necessary to
“reset” the V
TRIPx
voltage before setting the new value.
X40420/X40421 – Preliminary
Characteristics subject to change without notice.
5 of 25
REV 1.2.14 7/12/02
www.xicor.com
Figure 4. Watchdog Restart
V1 AND V2 THRESHOLD PROGRAM PROCEDURE
(OPTIONAL)
The X40420/21 is shipped with standard V1 and V2
threshold (V
TRIP1,
V
TRIP2
) voltages. These values will not
change over normal operating and storage conditions.
However, in applications where the standard thresholds
are not exactly right, or if higher precision is needed in the
threshold value, the X40420 trip points may be adjusted.
The procedure is described below, and uses the applica-
tion of a high voltage control signal.
Setting a V
TRIPx
Voltage (x=1, 2)
There are two procedures used to set the threshold volt-
ages (V
TRIPx
), depending if the threshold voltage to be
stored is higher or lower than the present value. For
example, if the present V
TRIPx
is 2.9 V and the new
V
TRIPx
is 3.2 V, the new voltage can be stored directly
Setting a Higher V
TRIPx
Voltage (x=1, 2)
To set a V
TRIPx
threshold to a new voltage which is higher
than the present threshold, the user must apply the
desired V
TRIPx
threshold voltage to the corresponding
input pin (Vcc(V1MON) or V2MON). Then, a program-
ming voltage (Vp) must be applied to the WDO pin before
a START condition is set up on SDA. Next, issue on the
SDA pin the Slave Address A0h, followed by the Byte
Address 01h for V
TRIP1
, and 09h for V
TRIP2
, and a 00h
Data Byte in order to program V
TRIPx
. The STOP bit
following a valid write operation initiates the programming
sequence. Pin WDO must then be brought LOW to
complete the operation.
To check if the V
TRIPX
has been set, set VXMON to a
value slightly greater than V
TRIPX
(that was previously
set). Slowly ramp down VXMON and observe when the
corresponding outputs (LOWLINE and V2FAIL) switch.
The voltage at which this occurs is the V
TRIPX
(actual).
C
ASE
A
Now if the desired V
TRIPX
is greater than the V
TRIPX
(actual), then add the difference between V
TRIPX
(desired) – V
TRIPX
(actual) to the original V
TRIPX
desired.
This is your new V
TRIPX
that should be applied to
VXMON and the whole sequence should be repeated
again (see Figure 5).
C
ASE
B
Now if the V
TRIPX
(actual), is higher than the V
TRIPX
(desired), perform the reset sequence as described in the
next section. The new V
TRIPX
voltage to be applied to
VXMON will now be: V
TRIPX
(desired) – (V
TRIPX
(actual)
– V
TRIPX
(desired)).
Note:
1. This operation does not corrupt the memory
array.
2. Set V
CC
= 5V, when V
TRIP2
is being pro-
grammed
Setting a Lower V
TRIPx
Voltage (x=1, 2)
In order to set V
TRIPx
to a lower voltage than the
present value, then V
TRIPx
must first be “reset” accord-
ing to the procedure described below. Once V
TRIPx
has been “reset”, then V
TRIPx
can be set to the desired
voltage using the procedure described in “Setting a
Higher V
TRIPx
Voltage”.
SCL
SDA
.6μs
1.3μs
WDT Reset
Start
Stop
Figure 3. V
TRIPX
Set/Reset Conditions
V
CC
/V2MON
V
TRIPX
V
P
t
WC
A0h
0
7
7
0
7
0
SCL
WDO
SDA
(X = 1, 2)
00h
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X40420S14-B | Dual Voltage Monitor with Intergrated CPU Supervisor |
| X40420S14-C | Dual Voltage Monitor with Intergrated CPU Supervisor |
| X40420S14I-A | Dual Voltage Monitor with Intergrated CPU Supervisor |
| X40420S14I-B | Dual Voltage Monitor with Intergrated CPU Supervisor |
| X40420S14I-C | Dual Voltage Monitor with Intergrated CPU Supervisor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X40420S14-AT1 | 功能描述:IC VOLT MON DUAL SUP/SW 14-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時(shí):最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件 |
| X40420S14-B | 功能描述:IC VOLT MON DUAL SUP/SW 14-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時(shí):最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件 |
| X40420S14-BT1 | 功能描述:IC VOLT MON DUAL SUP/SW 14-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時(shí):最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件 |
| X40420S14-C | 功能描述:IC VOLT MON DUAL SUP/SW 14-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時(shí):最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件 |
| X40420S14-CT1 | 功能描述:IC VOLT MON DUAL SUP/SW 14-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時(shí):最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。