參數(shù)資料
型號(hào)： X40435V14Z-B
廠商： INTERSIL CORP
元件分類(lèi)： 電源管理
英文描述： Triple Voltage Monitor with Integrated CPU Supervisor
中文描述： 3-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO14
封裝： 4.40 MM, ROHS COMPLIANT, PLASTIC, MO-153AC, TSSOP-14
文件頁(yè)數(shù)： 7/26頁(yè)
文件大?。?/td> 399K
代理商： X40435V14Z-B
7
FN8251.1
May 24, 2006
PRINCIPLES OF OPERATION
Power-on Reset
Applying power to the X40430, X40431, X40434,
X40435 activates a Power-on Reset Circuit that pulls
the RESET/RESET pins active. This signal provides
several benefits.
– It prevents the system microprocessor from starting
to operate with insufficient voltage.
– It prevents the processor from operating prior to sta-
bilization of the oscillator.
– It allows time for an FPGA to download its configura-
tion prior to initialization of the circuit.
– It prevents communication to the EEPROM, greatly
reducing the likelihood of data corruption on power-up.
When V
CC
exceeds the device V
TRIP1
threshold value
for t
PURST
(selectable) the circuit releases the RESET
(X40431, X40435) and RESET (X40430, X40434) pin
allowing the system to begin operation.
Figure 1. Connecting a Manual Reset Push-Button
Manual Reset
By connecting a push-button directly from MR to ground,
the designer adds manual system reset capability. The
MR pin is LOW while the push-button is closed and
RESET/RESET pin remains HIGH/LOW until the push-
button is released and for t
PURST
thereafter.
Low Voltage V
CC
(V1 Monitoring)
During operation, the X40430, X40431, X40434,
X40435 monitors the V
CC
level and asserts
RESET/RESET if supply voltage falls below a preset
minimum V
TRIP1
. The RESET/RESET signal prevents
the microprocessor from operating in a power fail or
brownout condition. The RESET/RESET signal remains
active until the voltage drops below 1V. It also remains
active until V
CC
returns and exceeds V
TRIP1
for
t
PURST
.
Low Voltage V2 Monitoring
The X40430 also monitors a second voltage level and
asserts V2FAIL if the voltage falls below a preset mini-
mum V
TRIP2
. The V2FAIL signal is either ORed with
RESET to prevent the microprocessor from operating
in a power fail or brownout condition or used to inter-
rupt the microprocessor with notification of an impend-
ing power failure.
For the X40430 and X40431 the V2FAIL signal
remains active until the V2MON drops below 1V
(V2MON
falling). It also remains active until V2MON
returns and exceeds V
TRIP2
. This voltage sense cir-
cuitry monitors the power supply connected to V2MON
pin. If V
CC
= 0, V2MON can still be monitored.
For the X40434 and X40435, the V2FAIL signal
remains active until V
CC
drops below 1V and remains
active until V2MON returns and exceeds V
TRIP2
. This
sense circuitry is powered by V
CC
. If V
CC
= 0, V2MON
cannot be monitored.
Low Voltage V3 Monitoring
The X40430, X40431, X40434, X40435 also monitors
a third voltage level and asserts V3FAIL if the voltage
falls below a preset minimum V
TRIP3
. The V3FAIL sig-
nal is either ORed with RESET to prevent the micro-
processor from operating in a power fail or brownout
condition or used to interrupt the microprocessor with
notification of an impending power failure. The V3FAIL
signal remains active until the V3MON drops below 1V
(V3MON falling). It also remains active until V3MON
returns and exceeds V
TRIP3
.
This voltage sense circuitry monitors the power supply
connected to V3MON pin. If V
CC
= 0, V3MON can still
be monitored.
Early Low V
CC
Detection (LOWLINE)
This
CMOS
output
RESET/RESET whenever V
CC
falls below the V
TRIP1
voltage and returns high when V
CC
exceeds the
V
TRIP1
voltage. There is no power-up delay circuitry
(t
PURST
) on this pin.
goes
LOW
earlier
than
V
CC
MR
System
Reset
Manual
Reset
X40430, X40434
RESET
X40430, X40431, X40434, X40435
相關(guān)PDF資料
PDF描述
X40430S14IZ-A Triple Voltage Monitor with Integrated CPU Supervisor
X40430S14IZ-B Triple Voltage Monitor with Integrated CPU Supervisor
X40430S14Z-A Triple Voltage Monitor with Integrated CPU Supervisor
X40430S14Z-B Triple Voltage Monitor with Integrated CPU Supervisor
X40430V14IZ-AT1 Triple Voltage Monitor with Integrated CPU Supervisor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
X4043M8 功能描述:IC CPU SUPERV 4K EE RST LO 8MSOP RoHS:否 類(lèi)別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:開(kāi)路漏極或開(kāi)路集電極 復(fù)位:低有效 復(fù)位超時(shí):標(biāo)準(zhǔn)傳輸延遲為 60 µs 電壓 - 閥值:3V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:SC-74A，SOT-753 供應(yīng)商設(shè)備封裝:SOT-23-5 包裝:Digi-Reel® 其它名稱(chēng):LM8364BALMF30DKR
X4043M8-1.8 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:EEPROM
X4043M8-2.7 功能描述:IC CPU SUPERV 4K EE RST LO 8MSOP RoHS:否 類(lèi)別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:開(kāi)路漏極或開(kāi)路集電極 復(fù)位:低有效 復(fù)位超時(shí):標(biāo)準(zhǔn)傳輸延遲為 60 µs 電壓 - 閥值:3V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:SC-74A，SOT-753 供應(yīng)商設(shè)備封裝:SOT-23-5 包裝:Digi-Reel® 其它名稱(chēng):LM8364BALMF30DKR
X4043M8-2.7A 功能描述:IC CPU SUPERV 4K EE RST LO 8MSOP RoHS:否 類(lèi)別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 類(lèi)型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:開(kāi)路漏極或開(kāi)路集電極 復(fù)位:低有效 復(fù)位超時(shí):最小為 600 ms 電壓 - 閥值:3.8V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:SC-74A，SOT-753 供應(yīng)商設(shè)備封裝:SOT-23-5 包裝:帶卷 (TR)
X4043M8-4.5A 功能描述:IC CPU SUPERV 4K EE RST LO 8MSOP RoHS:否 類(lèi)別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:開(kāi)路漏極或開(kāi)路集電極 復(fù)位:低有效 復(fù)位超時(shí):標(biāo)準(zhǔn)傳輸延遲為 60 µs 電壓 - 閥值:3V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:SC-74A，SOT-753 供應(yīng)商設(shè)備封裝:SOT-23-5 包裝:Digi-Reel® 其它名稱(chēng):LM8364BALMF30DKR
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*