- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371257 > X4283V8I-2.7 CPU Supervisor with 128K EEPROM PDF資料下載
參數(shù)資料
| 型號： | X4283V8I-2.7 |
| 元件分類： | EEPROM |
| 英文描述： | CPU Supervisor with 128K EEPROM |
| 中文描述： | CPU監(jiān)控與128K的EEPROM的 |
| 文件頁數(shù)： | 7/22頁 |
| 文件大小： | 412K |
| 代理商： | X4283V8I-2.7 |
X4283/85 – Preliminary Information
Characteristics subject to change without notice.
7 of 22
REV 1.17 11/27/00
www.xicor.com
Table 1. Write Protect Enable Bit and WP Pin Function
WP
LOW
HIGH
HIGH
WPEN
X
0
1
Memory Array not
Block Protected
Writes OK
Writes OK
Writes OK
Memory Array
Block Protected
Writes Blocked
Writes Blocked
Writes Blocked
Block Protect
Bits
Writes OK
Writes OK
Writes Blocked
WPEN Bit
Writes OK
Writes OK
Writes Blocked
Protection
Software
Software
Hardware
Writing to the Control Register
Changing any of the nonvolatile bits of the control reg-
ister requires the following steps:
– Write a 02H to the Control Register to set the Write
Enable Latch (WEL). This is a volatile operation, so
there is no delay after the write. (Operation preceded
by a start and ended with a stop).
– Write a 06H to the Control Register to set both the
Register Write Enable Latch (RWEL) and the WEL
bit. This is also a volatile cycle. The zeros in the data
byte are required. (Operation preceded by a start
and ended with a stop).
– Write a value to the Control Register that has all the
control bits set to the desired state. This can be repre-
sented as
0xys t
01
r
in binary, where
xy
are the WD
bits, and
rst
are the BP bits. (Operation preceded by a
start and ended with a stop). Since this is a nonvola-
tile write cycle it will take up to 10ms to complete. The
RWEL bit is reset by this cycle and the sequence must
be repeated to change the nonvolatile bits again. If bit
2 is set to ‘1’ in this third step (
0xys t
11
r
) then the
RWEL bit is set, but the WD1, WD0, BP2, BP1 and
BP0 bits remain unchanged. Writing a second byte to
the control register is not allowed. Doing so aborts the
write operation and returns a NACK.
– A read operation occurring between any of the previous
operations will not interrupt the register write operation.
– The RWEL bit cannot be reset without writing to the
nonvolatile control bits in the control register, power
cycling the device or attempting a write to a write
protected block.
To illustrate, a sequence of writes to the device consist-
ing of [02H, 06H, 02H] will reset all of the nonvolatile
bits in the Control Register to 0. A sequence of [02H,
06H, 06H] will leave the nonvolatile bits unchanged
and the RWEL bit remains set.
SERIAL INTERFACE
Serial Interface Conventions
The device supports a bidirectional bus oriented protocol.
The protocol defines any device that sends data onto
the bus as a transmitter, and the receiving device as the
receiver. The device controlling the transfer is called the
master and the device being controlled is called the
slave. The master always initiates data transfers, and
provides the clock for both transmit and receive opera-
tions. Therefore, the devices in this family operate as
slaves in all applications.
Serial Clock and Data
Data states on the SDA line can change only during
SCL LOW. SDA state changes during SCL HIGH are
reserved for indicating start and stop conditions. See
Figure 5.
Figure 5. Valid Data Changes on the SDA Bus
SCL
SDA
Data Stable
Data Change
Data Stable
相關PDF資料 |
PDF描述 |
|---|---|
| X4283V8I | TRANSISTOR,IGBT POWER MODULE,INDEPENDENT,1.7kV V(BR)CES,440A I(C) RoHS Compliant: Yes |
| X4283V8I-4.5A | IGBT MODULE, DUAL, 1700V; Transistor type:IGBT; Voltage, Vces:1700V; Current, Ic continuous a max:430A; Voltage, Vce sat max:2.4V; Case style:SEMITRANS 3; Centres, fixing:93mm; Current, Ic av:430A; Current, Ic continuous b max:310A; RoHS Compliant: Yes |
| X4285 | IGBT MODULE, DUAL 600VIGBT MODULE, DUAL 600V; Transistor type:IGBT; Case style:SEMITRANS2; Voltage, Vceo:600V; Voltage, Vce sat max:2.5V; Current, Ic continuous a max:70A; Current, Icm pulsed:70A; Time, rise:40ns; Centres, |
| X4285AL | LABELS,CABLE MARKERS,CABLE MARKERS,LABELS, CABLE MARKERS,IDENTIFICATION PRODUCTS,PAN-CODE? WIRE MARKER BOOKS ,PANDUIT |
| X4285AM | CPU Supervisor with 128K EEPROM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| X4283V8I-4.5A | 功能描述:IC SUPERVISOR CPU 128K EE 8TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標準包裝:100 系列:- 類型:簡單復位/加電復位 監(jiān)視電壓數(shù)目:1 輸出:- 復位:低有效 復位超時:最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:8-TSSOP 包裝:管件 |
| X4283V8IZ-2.7 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CPU Supervisor with 128K EEPROM |
| X4283V8IZ-2.7A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CPU Supervisor with 128K EEPROM |
| X4283V8Z | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CPU Supervisor with 128K EEPROM |
| X4283V8Z-2.7 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CPU Supervisor with 128K EEPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復。