參數(shù)資料
型號(hào)： X5163V14T1
廠商： INTERSIL CORP
元件分類： 電源管理
英文描述： RTC Module With CPU Supervisor
中文描述： 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO14
封裝： PLASTIC, MO-153AC, TSSOP-14
文件頁(yè)數(shù)： 5/21頁(yè)
文件大小： 117K
代理商： X5163V14T1
X5163/X5165 – Preliminary Information
Characteristics subject to change without notice.
5 of 21
REV 1.1 3/5/01
www.xicor.com
Figure 4. Sample V
TRIP
Reset Circuit
1
2
3
4
8
7
6
5
X5163/65
V
TRIP
Adj.
Program
NC
NC
V
P
Reset V
TRIP
Test
V
TRIP
Set V
TRIP
NC
RESET
4.7K
4.7K
10K
10K
+
SPI SERIAL MEMORY
The memory portion of the device is a CMOS Serial
EEPROM array with Xicor’s block lock protection. The
array is internally organized as x 8. The device features
a Serial Peripheral Interface (SPI) and software proto-
col allowing operation on a simple four-wire bus.
The device utilizes Xicor’s proprietary Direct Write
cell, providing a minimum endurance of 100,000 cycles
and a minimum data retention of 100 years.
The device is designed to interface directly with the
synchronous Serial Peripheral Interface (SPI) of many
popular microcontroller families. It contains an 8-bit
instruction register that is accessed via the SI input,
with data being clocked in on the rising edge of SCK.
CS must be LOW during the entire operation.
All instructions (Table 1), addresses and data are
transferred MSB first. Data input on the SI line is
latched on the first rising edge of SCK after CS goes
LOW. Data is output on the SO line by the falling edge
of SCK. SCK is static, allowing the user to stop the
clock and then start it again to resume operations
where left off.
Write Enable Latch
The device contains a Write Enable Latch. This latch
must be SET before a Write Operation is initiated. The
WREN instruction will set the latch and the WRDI
instruction will reset the latch (Figure 3). This latch is
automatically reset upon a power-up condition and
after the completion of a valid Write Cycle.
Status Register
The RDSR instruction provides access to the Status
Register. The Status Register may be read at any time,
even during a Write Cycle. The Status Register is for-
matted as follows:
The Write-In-Progress (WIP) bit is a volatile, read only
bit and indicates whether the device is busy with an
internal nonvolatile write operation. The WIP bit is read
using the RDSR instruction. When set to a “1”, a non-
volatile write operation is in progress. When set to a
“0”, no write is in progress.
7
6
5
4
3
2
1
0
WPEN
FLB
WD1
WD0
BL1
BL0
WEL
WIP
相關(guān)PDF資料
PDF描述
X5165 RTC Module With CPU Supervisor
X5165P RTC Module With CPU Supervisor
X5165P-2.7 THYRISTOR MODULE, 55A, 1200V; Thyristor/Triac type:Thyristor; Voltage, Vdrm:1200V; Current, It rms:95A; Current, Itsm:1500A; Current, Igt:150mA; Voltage, Vgt:3.0V; Case style:SEMIPACK 1; Centres, fixing:80mm; Current, It av:55A; RoHS Compliant: Yes
X5165P-2.7A THYRISTOR MODULE, 55A 1600V
X5165PI ; Repetitive Reverse Voltage Max, Vrrm:1600V; Current, It av:70A; Forward Current:125A; Operating Temp. Max:125 ; Package/Case:SEMIPACK 1; Peak Reflow Compatible (260 C):Yes; Current Rating:70A; Thermal Resistance:0.35 C/W RoHS Compliant: Yes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
X5163V14Z 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CPU Supervisor with 16Kbit SPI EEPROM
X5163V14Z-2.7 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CPU Supervisor with 16Kbit SPI EEPROM
X5163V14Z-2.7A 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CPU Supervisor with 16Kbit SPI EEPROM
X5163V14Z-4.5A 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CPU Supervisor with 16Kbit SPI EEPROM
X5165 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:CPU Supervisor with 16Kbit SPI EEPROM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*