參數(shù)資料
型號: X5323S8Z-4.5A
廠商: INTERSIL CORP
元件分類: 電源管理
英文描述: Thyristor Diode Module; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No
中文描述: 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8
封裝: ROHS COMPLIANT, PLASTIC, SOIC-8
文件頁數(shù): 8/21頁
文件大?。?/td> 360K
代理商: X5323S8Z-4.5A
8
FN8131.1
October 27, 2005
The Write Enable Latch (WEL) bit indicates the sta-
tus of the write enable latch. When WEL = 1, the
latch is set HIGH and when WEL = 0 the latch is reset
LOW. The WEL bit is a volatile, read only bit. It can
be set by the WREN instruction and can be reset by
the WRDS instruction.
The block lock bits, BL0 and BL1, set the level of block
lock protection. These nonvolatile bits are programmed
using the WRSR instruction and allow the user to protect
one quarter, one half, all or none of the EEPROM array.
Any portion of the array that is block lock protected can
be read but not written. It will remain protected until the
BL bits are altered to disable block lock protection of that
portion of memory.
The watchdog timer bits, WD0 and WD1, select the
watchdog time out period. These nonvolatile bits are
programmed with the WRSR instruction.
The FLAG bit shows the status of a volatile latch that
can be set and reset by the system using the SFLB
and RFLB instructions. The flag bit is automatically
reset upon power-up. This flag can be used by the
system to determine whether a reset occurs as a
result of a watchdog time out or power failure.
Notes: 1.
The Watch Dog Timer is shipped disabled. (WD1 = 1,
WD0 = 1)
The factory default for Memory Block Protection is
‘None’. (BL1 = 0, BL0 = 0)
2.
Figure 5. Read EEPROM Array Sequence
Status
Register Bits
BL1
0
0
1
1
Array Addresses Protected
X5323/X5325
None (factory default)
$0C00-$0FFF
$0800-$0FFF
$0000-$0FFF
BL0
0
1
0
1
Status Register Bits
WD1
0
0
1
1
Watchdog Time Out
(Typical)
1.4 seconds
600 milliseconds
200 milliseconds
disabled (factory default)
WD0
0
1
0
1
0
1
2
3
4
5
6
7
8
9
10
20 21 22 23 24 25
26 27 28 29 30
7
6
5
4
3
2
1
0
Data Out
CS
SCK
SI
SO
MSB
High Impedance
Instruction
16 Bit Address
15 14 13
3
2
1
0
X5323, X5325
相關(guān)PDF資料
PDF描述
X5323V14Z-2.7 EDN12 DB9 EMI/RFI FF 200F
X5323P-2.7 CPU Supervisor with 32Kb SPI EEPROM
X5323P-2.7A MODULE ZIGBEE 2.4GHZ 1MW
X5323P-4.5A CPU Supervisor with 32Kb SPI EEPROM
X5323V14-4.5A CPU Supervisor with 32Kb SPI EEPROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
X5323S8ZT1 功能描述:監(jiān)控電路 WATCHDOG+VCC SUPERVI 32K SPI SERIAL EPROM RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲(典型值):10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel
X5323V14 功能描述:IC SUPERVISOR CPU 32K EE 14TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:簡單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:推挽式,圖騰柱 復(fù)位:低有效 復(fù)位超時:最小 145 ms 電壓 - 閥值:2.64V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:16-TQFN-EP(4x4) 包裝:帶卷 (TR)
X5323V14-1.8 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPI Serial EEPROM with Supervisory Features
X5323V14-2.7 功能描述:IC SUPERVISOR CPU 32K EE 14TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:簡單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:推挽式,圖騰柱 復(fù)位:低有效 復(fù)位超時:最小 145 ms 電壓 - 閥值:2.64V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:16-TQFN-EP(4x4) 包裝:帶卷 (TR)
X5323V14-2.7A 功能描述:IC SUPERVISOR CPU 32K EE 14TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:簡單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:推挽式,圖騰柱 復(fù)位:低有效 復(fù)位超時:最小 145 ms 電壓 - 閥值:2.64V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:16-TQFN-EP(4x4) 包裝:帶卷 (TR)