- 您現在的位置：買賣IC網 > PDF目錄372535 > X5643 RTC Module With CPU Supervisor PDF資料下載
參數資料
| 型號： | X5643 |
| 元件分類： | CPU監(jiān)測 |
| 英文描述： | RTC Module With CPU Supervisor |
| 中文描述： | 時鐘模塊CPU監(jiān)控 |
| 文件頁數： | 2/19頁 |
| 文件大?。?/td> | 312K |
| 代理商： | X5643 |
2
FN8135.1
July 18, 2005
PIN CONFIGURATION
8-Lead PDIP
CS/WDI
WP
SO
1
2
3
4
RESET/RESET
8
7
6
5
14-Lead SOIC
SO
WP
V
SS
1
2
3
4
5
6
7
RESET/RESET
SCK
SI
14
13
12
11
10
9
8
NC
V
CC
V
CC
NC
X5643/45
SCK
SI
CS/WDI
NC
X5643/45
NC
CS/WDI
V
CC
V
SS
Pin
PDIP
1
Pin
SOIC
2 & 3
Pin
TSSOP
2
Name
CS/WDI
Function
Chip Select Input.
CS HIGH, deselects the device and the SO output pin is at
a high impedance state. Unless a nonvolatile write cycle is underway, the de-
vice will be in the standby power mode. CS LOW enables the device, placing it
in the active power mode. Prior to the start of any operation after power-up, a
HIGH to LOW transition on CS is required.
Watchdog Input.
A HIGH to LOW transition on the WDI pin restarts the watchdog
timer. The absence of a HIGH to LOW transition within the watchdog time out
period results in RESET/RESET going active.
Serial Output.
SO is a push/pull serial data output pin. A read cycle shifts data out
on this pin. The falling edge of the serial clock (SCK) clocks the data out.
Serial Input.
SI is a serial data input pin. Input all opcodes, byte addresses, and
memory data on this pin. The rising edge of the serial clock (SCK) latches the input
data. Send all opcodes (Table 1), addresses and data MSB first.
Serial Clock.
The serial clock controls the serial bus timing for data input and out-
put. The rising edge of SCK latches in the opcode, address, or data bits present on
the SI pin. The falling edge of SCK changes the data output on the SO pin.
Write Protect.
The WP pin works in conjunction with a nonvolatile WPEN bit to
“l(fā)ock” the setting of the watchdog timer control and the memory write protect bits.
Ground
Supply Voltage
Reset Output
.
RESET/RESET is an active LOW/HIGH, open drain output
which goes active whenever V
CC
falls below the minimum V
CC
sense level. It
will remain active until V
CC
rises above the minimum V
CC
sense level for
200ms. RESET/RESET goes active if the watchdog timer is enabled and CS
remains either HIGH or LOW longer than the selectable watchdog time out pe-
riod. A falling edge of CS will reset the watchdog timer. RESET/RESET goes
active on power-up at about 1V and remains active for 200ms after the power
supply stabilizes.
No internal connections
2
4
3
SO
5
9
13
SI
6
10
14
SCK
3
5
7
WP
4
8
7
6
8
V
SS
V
CC
RESET/
RESET
12 & 13
11
19
18
1, 7, 8,
14
1, 4-6,
9-12,
15-17, 20
NC
X5643, X5645
相關PDF資料 |
PDF描述 |
|---|---|
| X5645 | RTC Module With CPU Supervisor |
| X5648S8-2.7A | SPI Serial EEPROM with Supervisory Features |
| X5648S8I-4.5A | SPI Serial EEPROM with Supervisory Features |
| X5648V14 | Industrial Control IC |
| X5648V14-2.7A | Industrial Control IC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| X5643P | 功能描述:IC CPU SUPRV 64K EE RST LO 8DIP RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標準包裝:1 系列:- 類型:簡單復位/加電復位 監(jiān)視電壓數目:1 輸出:開路漏極或開路集電極 復位:低有效 復位超時:標準傳輸延遲為 60 µs 電壓 - 閥值:3V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SC-74A，SOT-753 供應商設備封裝:SOT-23-5 包裝:Digi-Reel® 其它名稱:LM8364BALMF30DKR |
| X5643P-4.5A | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:CPU Supervisor with 64Kbit SPI EEPROM |
| X5643S14 | 功能描述:IC CPU SUPRV 64K EE RST LO SO14 RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標準包裝:1 系列:- 類型:簡單復位/加電復位 監(jiān)視電壓數目:1 輸出:開路漏極或開路集電極 復位:低有效 復位超時:標準傳輸延遲為 60 µs 電壓 - 閥值:3V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SC-74A，SOT-753 供應商設備封裝:SOT-23-5 包裝:Digi-Reel® 其它名稱:LM8364BALMF30DKR |
| X5643S14-1.8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPI Serial EEPROM with Supervisory Features |
| X5643S14-2.7 | 功能描述:IC CPU SUPRV 64K EE RST LO SO14 RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標準包裝:1 系列:- 類型:簡單復位/加電復位 監(jiān)視電壓數目:1 輸出:開路漏極或開路集電極 復位:低有效 復位超時:標準傳輸延遲為 60 µs 電壓 - 閥值:3V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SC-74A，SOT-753 供應商設備封裝:SOT-23-5 包裝:Digi-Reel® 其它名稱:LM8364BALMF30DKR |
發(fā)布緊急采購，3分鐘左右您將得到回復。