- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371271 > X76F128Y-2.7 PSU, DIN RAIL, 24V, 100MA; Power rating:2.4W; Current, output:100mA; Length / Height, external:73.2mm; Width, external:45mm; Depth, external:119.2mm; Frequency, supply max:63Hz; Frequency, supply min:47Hz; Regulation, line:0.05%; PDF資料下載
參數(shù)資料
| 型號： | X76F128Y-2.7 |
| 英文描述： | PSU, DIN RAIL, 24V, 100MA; Power rating:2.4W; Current, output:100mA; Length / Height, external:73.2mm; Width, external:45mm; Depth, external:119.2mm; Frequency, supply max:63Hz; Frequency, supply min:47Hz; Regulation, line:0.05%; |
| 中文描述： | 安全SerialFlash |
| 文件頁數(shù)： | 7/17頁 |
| 文件大?。?/td> | 91K |
| 代理商： | X76F128Y-2.7 |
X76F128
7
READ OPERATIONS
Read operations are initiated in the same manner as write
operations but with a different command code.
Random Read
The master issues the start condition and a Read instruc-
tion and password, performs a Password Ack Polling, then
issues the word address. Once the password has been
acknowledged and first byte has been read, another start
can be issued followed by a new 8-bit address. Random
reads are allowed, but only the low order 8 bits can
change. This limits random reads to a 512 byte block.
Therefore, with a single password cycle only a 512 byte
block of array 0 may be accessed randomly. To randomly
access another block of array 0, a stop must be issued fol-
lowed by a new command/address/password sequence. A
random read of the array 1 can access all locations with-
out another password command sequence.
Sequential Read
The host can read sequentially within an array after the
password acceptance sequence. The data output is
sequential, with the data from address n followed by the
data from n+1. The address counter for read operations
increments all address bits, allowing the entire memory
array contents to be serially read during one operation. At
the end of the address space (address 3FFFh for array 0,
3Fh for array 1), the counter “rolls over” to address 0 and
the X76F128 continues to output data for each acknowl-
edge received. Refer to figure 7 for the address, acknowl-
edge and data transfer sequence. An acknowledge must
follow each 8-bit data transfer. After the last bit has been
read, a stop condition is generated without a preceding
acknowledge.
Figure 6. Random Read
S
A
S
A
A
A
A
A
A
A
A
Data Y
S
S
S
COMMAND
A
A
A
A
Read
Password
7
Read
Password
0
S
SDA
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
Data X
Wait t
WC
OR
Repeated
S
ACK POLLING
COMMAND
A
S
ACK Polling
Command
N
If ACK, then
Password Matches
7052 FM 11
Figure 7. Sequential Read
Data X
A
S
S
COMMAND
A
A
A
A
Read
Password
7
Read
Password
0
S
SDA
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
Data 0
If ACK, then
Password Matches
Wait t
WC
OR
Repeated
S
ACK POLLING
COMMAND
A
S
ACK Polling
Command
N
S
7052 FM 12
相關PDF資料 |
PDF描述 |
|---|---|
| X76F128W-2.7 | Secure SerialFlash |
| X76F128X-2.7 | Secure SerialFlash |
| X76F128XE | Secure SerialFlash |
| X76F128XE-2.7 | Secure SerialFlash |
| X76F128WE-2.7 | Secure SerialFlash |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| X76F128YE | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Secure SerialFlash |
| X76F128YE-2.7 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Secure SerialFlash |
| X76F200 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Secure SerialFlash |
| X76F2008 | 制造商:ICMIC 制造商全稱:IC MICROSYSTEMS 功能描述:Secure Serial Flash |
| X76F2008-2.0 | 制造商:ICMIC 制造商全稱:IC MICROSYSTEMS 功能描述:Secure Serial Flash |
發(fā)布緊急采購，3分鐘左右您將得到回復。