- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371277 > X9119 CLAMP PDF資料下載
參數(shù)資料
| 型號： | X9119 |
| 英文描述： | CLAMP |
| 中文描述： | 單數(shù)字控制電位器 |
| 文件頁數(shù)： | 5/23頁 |
| 文件大?。?/td> | 131K |
| 代理商： | X9119 |
X9119 – Preliminary Information
Characteristics subject to change without notice.
5 of 22
REV 1.1.11 3/12/02
www.xicor.com
Figure 1. Detailed Potentiometer Block Diagram
Serial Data Path
From Interface
Circuitry
Register 0
(DR0)
Serial
Bus
Input
Parallel
Bus
Input
Counter
Register
(WCR)
RH
RL
RW
10
10
C
O
U
N
T
E
R
D
E
C
O
D
E
If WCR = 000[HEX] then R
W
= R
L
If
WCR = 3FF[HEX]
then
R
W
=
R
H
Wiper
Register 1
(DR1)
Register 2
(DR2)
Register 3
(DR3)
Serial Interface Description
S
ERIAL
I
NTERFACE
The X9119 supports a bidirectional bus oriented
protocol. The protocol defines any device that sends
data onto the bus as a transmitter and the receiving
device as the receiver. The device controlling the
transfer is a master and the device being controlled is
the slave. The master will always initiate data transfers
and provide the clock for both transmit and receive
operations. Therefore, the X9119 will be considered a
slave device in all applications.
C
LOCK
AND
D
ATA
C
ONVENTIONS
Data states on the SDA line can change only during
SCL LOW periods. SDA state changes during SCL
HIGH are reserved for indicating start and stop
conditions. See Figure 3.
S
TART
C
ONDITION
All commands to the X9119 are preceded by the start
condition, which is a HIGH to LOW transition of SDA
while SCL is HIGH. The X9119 continuously monitors
the SDA and SCL lines for the start condition and will
not respond to any command until this condition is met.
See Figure 3.
S
TOP
C
ONDITION
All communications must be terminated by a stop
condition, which is a LOW to HIGH transition of SDA
while SCL is HIGH. See Figure 3.
A
CKNOWLEDGE
Acknowledge is a software convention used to provide
a positive handshake between the master and slave
devices on the bus to indicate the successful receipt of
data. The transmitting device, either the master or the
slave, will release the SDA bus after transmitting eight
bits. The master generates a ninth clock cycle and
during this period the receiver pulls the SDA line LOW
to acknowledge that it successfully received the eight
bits of data.
The X9119 will respond with an acknowledge after
recognition of a start condition and its slave address
and once again after successful receipt of the
command byte. If the command is followed by a data
byte the X9119 will respond with a final acknowledge.
See Figure 2.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X9119TB15 | CLAMP |
| X9119TB15I-2.7 | CLAMP |
| X9119TV14 | Single Supply/Low Power/1024-Tap/2-Wire Bus |
| X9119TV14-2.7 | Single Supply/Low Power/1024-Tap/2-Wire Bus |
| X9119TV14I | Single Supply/Low Power/1024-Tap/2-Wire Bus |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X9119_08 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Single Digitally-Controlled (XDCP?) Potentiometer |
| X9119TB15 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Single Digitally-Controlled Potentiometer |
| X9119TB15I-2.7 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Single Digitally-Controlled Potentiometer |
| X9119TV14 | 功能描述:IC DCP 100K 1024TP 14TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 標(biāo)準(zhǔn)包裝:2,500 系列:XDCP™ 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 ±300 ppm/°C 存儲器類型:非易失 接口:I²C（設(shè)備位址） 電源電壓:2.7 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) |
| X9119TV14-2.7 | 功能描述:IC DCP 100K 1024TP 14TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):2 溫度系數(shù):標(biāo)準(zhǔn)值 35 ppm/°C 存儲器類型:易失 接口:6 線串行（芯片選擇，遞增，增/減） 電源電壓:2.6 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。