- 您現在的位置：買賣IC網 > PDF目錄371278 > X9241AUSIZ (INTERSIL CORP) Low Powr/2-Wire Serial Bus PDF資料下載
參數資料
| 型號： | X9241AUSIZ |
| 廠商： | INTERSIL CORP |
| 元件分類： | 數字電位計 |
| 英文描述： | Low Powr/2-Wire Serial Bus |
| 中文描述： | QUAD 50K DIGITAL POTENTIOMETER, 2-WIRE SERIAL CONTROL INTERFACE, 64 POSITIONS, PDSO20 |
| 封裝： | GREEN, SOIC-20 |
| 文件頁數： | 3/18頁 |
| 文件大小： | 364K |
| 代理商： | X9241AUSIZ |
X9241A
Characteristics subject to change without notice.
3 of 18
REV 1.1.13 12/09/02
www.xicor.com
Serial Interface
The X9241A supports a bidirectional bus oriented
protocol. The protocol defines any device that sends
data onto the bus as a transmitter and the receiving
device as the receiver. The device controlling the
transfer is a master and the device being controlled is
the slave. The master will always initiate data transfers
and provide the clock for both transmit and receive
operations. Therefore, the X9241A will be considered a
slave device in all applications.
Clock and Data Conventions
Data states on the SDA line can change only during
SCL LOW periods (t
LOW
). SDA state changes during
SCL HIGH are reserved for indicating start and stop
conditions.
Start Condition
All commands to the X9241A are preceded by the start
condition, which is a HIGH to LOW transition of SDA
while SCL is HIGH (t
HIGH
). The X9241A continuously
monitors the SDA and SCL lines for the start condition
and will not respond to any command until this
condition is met.
Stop Condition
All communications must be terminated by a stop
condition, which is a LOW to HIGH transition of SDA
while SCL is HIGH.
Acknowledge
Acknowledge is a software convention used to provide
a positive handshake between the master and slave
devices on the bus to indicate the successful receipt of
data. The transmitting device, either the master or the
slave, will release the SDA bus after transmitting eight
bits. The master generates a ninth clock cycle and
during this period the receiver pulls the SDA line LOW
to acknowledge that it successfully received the eight
bits of data. See Figure 7.
The X9241A will respond with an acknowledge after
recognition of a start condition and its slave address
and once again after successful receipt of the
command byte. If the command is followed by a data
byte the X9241A will respond with a final acknowledge.
Array Description
The X9241A is comprised of four resistor arrays. Each
array contains 63 discrete resistive segments that are
connected in series. The physical ends of each array
are equivalent to the fixed terminals of a mechanical
potentiometer (V
H
/R
H
and V
L
/R
L
inputs).
At both ends of each array and between each resistor
segment is a FET switch connected to the wiper (V
R
W
) output. Within each individual array only one
switch may be turned on at a time. These switches are
controlled by the Wiper Counter Register (WCR). The
six least significant bits of the WCR are decoded to
select, and enable, one of sixty-four switches.
W
/
The WCR may be written directly, or it can be changed
by transferring the contents of one of four associated
Data Registers into the WCR. These Data Registers
and the WCR can be read and written by the host
system.
Device Addressing
Following a start condition the master must output the
address of the slave it is accessing. The most
significant four bits of the slave address are the device
type identifier (refer to Figure 1 below). For the X9241A
this is fixed as 0101[B].
Figure 1. Slave Address
The next four bits of the slave address are the device
address. The physical device address is defined by the
state of the A0-A3 inputs. The X9241A compares the
serial data stream with the address input state; a
successful compare of all four address bits is required
for the X9241A to respond with an acknowledge.
1
0
0
A3
A2
A1
A0
Device Type
Identifier
Device Address
1
相關PDF資料 |
PDF描述 |
|---|---|
| X9241AUSZ | MS/STANDARD CYLINDRICAL MIL-C-5015 TYPE CONNECTORS, STRAIGHT BODY STYLE, SOLDER TERMINATION, 14S SHELL SIZE, 14S-5 INSERT ARRANGEMENT, PLUG GENDER, 5 CONTACTS RoHS Compliant: No |
| X9241AWPI | Low Powr/2-Wire Serial Bus |
| X9241AWPIZ | Low Powr/2-Wire Serial Bus |
| X9241AWPZ | Low Powr/2-Wire Serial Bus |
| X9241AYVZ | Low Powr/2-Wire Serial Bus |
相關代理商/技術參數 |
參數描述 |
|---|---|
| X9241AUSIZT1 | 功能描述:IC XDCP QUAD 4X50K EE 20-SOIC RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數字電位器 系列:XDCP™ 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 接片:256 電阻（歐姆）:100k 電路數:2 溫度系數:標準值 35 ppm/°C 存儲器類型:易失 接口:6 線串行（芯片選擇，遞增，增/減） 電源電壓:2.6 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:14-TSSOP 包裝:帶卷 (TR) |
| X9241AUST1 | 功能描述:IC XDCP QUAD 4X50K EE 20-SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 數字電位器 系列:XDCP™ 標準包裝:2,500 系列:XDCP™ 接片:256 電阻（歐姆）:100k 電路數:1 溫度系數:標準值 ±300 ppm/°C 存儲器類型:非易失 接口:I²C（設備位址） 電源電壓:2.7 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:14-TSSOP 包裝:帶卷 (TR) |
| X9241AUST2 | 功能描述:IC XDCP QUAD 4X50K EE 20-SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 數字電位器 系列:XDCP™ 標準包裝:2,500 系列:XDCP™ 接片:256 電阻（歐姆）:100k 電路數:1 溫度系數:標準值 ±300 ppm/°C 存儲器類型:非易失 接口:I²C（設備位址） 電源電壓:2.7 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:14-TSSOP 包裝:帶卷 (TR) |
| X9241AUSZ | 功能描述:IC XDCP QUAD 4X50K EE 20-SOIC RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數字電位器 系列:XDCP™ 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 接片:256 電阻（歐姆）:100k 電路數:2 溫度系數:標準值 35 ppm/°C 存儲器類型:易失 接口:6 線串行（芯片選擇，遞增，增/減） 電源電壓:2.6 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:14-TSSOP 包裝:帶卷 (TR) |
| X9241AUSZT1 | 功能描述:IC XDCP QUAD 4X50K EE 20-SOIC RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數字電位器 系列:XDCP™ 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 接片:256 電阻（歐姆）:100k 電路數:2 溫度系數:標準值 35 ppm/°C 存儲器類型:易失 接口:6 線串行（芯片選擇，遞增，增/減） 電源電壓:2.6 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:14-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。