- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371282 > X9252YV24I-2.7 (INTERSIL CORP) Low Power + Quad 256-Tap + 2-Wire Bus + Up/Down Interface PDF資料下載
參數(shù)資料
| 型號： | X9252YV24I-2.7 |
| 廠商： | INTERSIL CORP |
| 元件分類： | 數(shù)字電位計 |
| 英文描述： | Low Power + Quad 256-Tap + 2-Wire Bus + Up/Down Interface |
| 中文描述： | QUAD 2.8K DIGITAL POTENTIOMETER, 2-WIRE SERIAL CONTROL INTERFACE, 256 POSITIONS, PDSO24 |
| 封裝： | PLASTIC, TSSOP-24 |
| 文件頁數(shù)： | 9/21頁 |
| 文件大小： | 126K |
| 代理商： | X9252YV24I-2.7 |
9 of 21
REV 1.4.1 7/29/03
www.xicor.com
X9252
PIN DESCRIPTIONS
Bus Interface Pins
S
ERIAL
D
ATA
I
NPUT
/O
UTPUT
(SDA)
The SDA is a bidirectional serial data input/output pin for
the 2-wire interface. It receives device address, operation
code, wiper register address and data from a 2-wire
external master device at the rising edge of the serial
clock SCL, and it shifts out data after each falling edge of
the serial clock SCL.
SDA requires an external pull-up resistor, since it’s an
open drain output.
S
ERIAL
C
LOCK
(SCL)
This input is the serial clock of the 2-wire and Up/Down
interface.
D
EVICE
A
DDRESS
(A2–A0)
The Address inputs are used to set the least significant
3 bits of the 8-bit 2-wire interface slave address. A
match in the slave address serial data stream must be
made with the Address input pins in order to initiate
communication with the X9252. A maximum of 8
devices may occupy the 2-wire serial bus.
C
HIP
S
ELECT
(CS)
When the CS pin is low, increment or decrement
operations are possible using the SCL and U/D pins.
The 2-wire interface is disabled at this time. When CS
is high, the 2-wire interface is enabled.
U
P
OR
D
OWN
C
ONTROL
(U/D)
The U/D input pin is held HIGH during increment oper-
ations and held LOW during decrement operations.
DCP S
ELECT
(DS1-DS0)
The DS1-DS0 select one of the four DCPs for an Up/
Down interface operation.
H
ARDWARE
W
RITE
P
ROTECT
I
NPUT
(WP)
When the WP pin is set low, “write” operations to non
volatile DCP Data Registers are disabled. This
includes both 2-wire interface non-volatile “Write”, and
Up/Down interface “Store” operations.
DCP Pins
R
H0
, R
L0
, R
H1
, R
L1
, R
H2
, R
L2
, R
H3
,
AND
R
L3
These pins are equivalent to the terminal connections
on mechanical potentiometers. Since there are 4
DCPs, there is one set of R
H
and R
L
for each DCP.
R
W0
, R
W1
, R
W2
,
AND
R
W3
The wiper pins are equivalent to the wiper terminal of
mechanical potentiometers. Since there are four
DCPs, there are 4 R
W
pins.
相關PDF資料 |
PDF描述 |
|---|---|
| X9252TV24I-2.7 | Low Power + Quad 256-Tap + 2-Wire Bus + Up/Down Interface |
| X9252 | Low Power + Quad 256-Tap + 2-Wire Bus + Up/Down Interface |
| X9252US24I-2.7 | Low Power + Quad 256-Tap + 2-Wire Bus + Up/Down Interface |
| X9252US24IZ-2.7 | Low Power + Quad 256-Tap + 2-Wire Bus + Up/Down Interface |
| X9252WS24I-2.7 | RES ARRAY 10 OHM 8TERM 4RES SMD |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| X9252YV24IZ-2.7 | 功能描述:IC POT DGTL QUAD 24-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標準值 35 ppm/°C 存儲器類型:非易失 接口:3 線串口 電源電壓:2.7 V ~ 5.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應商設備封裝:8-TDFN-EP（3x3） 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1399 (CN2011-ZH PDF) 其它名稱:MAX5423ETA+TCT |
| X9258 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Noise/Low Power/2-Wire Bus/256 Taps |
| X9258)06 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad Digital Controlled Potentiometers |
| X9258_11 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad Digital Controlled Potentiometers(XDCP?) |
| X9258_13 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Noise/Low Power/2-Wire Bus/256 Taps |
發(fā)布緊急采購，3分鐘左右您將得到回復。