- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371282 > X9252YV24IZ-2.7 (INTERSIL CORP) Low Power + Quad 256-Tap + 2-Wire Bus + Up/Down Interface PDF資料下載
參數(shù)資料
| 型號： | X9252YV24IZ-2.7 |
| 廠商： | INTERSIL CORP |
| 元件分類： | 數(shù)字電位計(jì) |
| 英文描述： | Low Power + Quad 256-Tap + 2-Wire Bus + Up/Down Interface |
| 中文描述： | QUAD 2.8K DIGITAL POTENTIOMETER, 2-WIRE SERIAL CONTROL INTERFACE, 256 POSITIONS, PDSO24 |
| 封裝： | ROHS COMPLIANT, PLASTIC, TSSOP-24 |
| 文件頁數(shù)： | 13/21頁 |
| 文件大小： | 126K |
| 代理商： | X9252YV24IZ-2.7 |
13 of 21
REV 1.4.1 7/29/03
www.xicor.com
X9252
Serial Acknowledge
An ACK (Acknowledge), is a software convention used
to indicate a successful data transfer. The transmitting
device, either master or slave, releases the bus after
transmitting eight bits. During the ninth clock cycle, the
receiver pulls the SDA line LOW to acknowledge the
reception of the eight bits of data. See Figure 3.
The device responds with an ACK after recognition of a
START condition followed by a valid Slave Address
byte. A valid Slave Address byte must contain the
Device Type Identifier 0101, and the Device Address
bits matching the logic state of pins A2, A1, and A0.
See Figure 4.
If a write operation is selected, the device responds
with an ACK after the receipt of each subsequent
eight-bit word.
In the read mode, the device transmits eight bits of
data, releases the SDA line, and then monitors the line
for an ACK. The device continues transmitting data if
an ACK is detected. The device terminates further data
transmissions if an ACK is not detected. The master
must then issue a STOP condition to place the device
into a known state.
Figure 3. Acknowledge Response From Receiver
SDA Output from
Transmitter
SDA Output from
Receiver
8
1
9
START
ACK
SCL from
Master
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X9252WV24IZ-2.7 | KIT RF SHIELD LARGE MULTI-HEIGHT |
| X9252UV24IZ-2.7 | KIT RF SHIELD SMALL MULTI-HEIGHT |
| X9258UV24I-2.7 | Quad Digital Controlled Potentiometers (XDCP) |
| X9258TV24I-2.7 | Quad Digital Controlled Potentiometers (XDCP) |
| X9258UB24 | Quad Digital Controlled Potentiometers (XDCP) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X9258 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Noise/Low Power/2-Wire Bus/256 Taps |
| X9258)06 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad Digital Controlled Potentiometers |
| X9258_11 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad Digital Controlled Potentiometers(XDCP?) |
| X9258_13 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Noise/Low Power/2-Wire Bus/256 Taps |
| X9258TB24 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Quad Digital Controlled Potentiometers (XDCP) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。