- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1972 > X9268UV24 (Intersil)IC XDCP DUAL 256TAP 50K 24-TSSOP PDF資料下載
參數(shù)資料
| 型號： | X9268UV24 |
| 廠商： | Intersil |
| 文件頁數(shù)： | 20/22頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC XDCP DUAL 256TAP 50K 24-TSSOP |
| 標(biāo)準(zhǔn)包裝： | 62 |
| 系列： | XDCP™ |
| 接片： | 256 |
| 電阻（歐姆）： | 50k |
| 電路數(shù)： | 2 |
| 溫度系數(shù)： | 標(biāo)準(zhǔn)值 ±300 ppm/°C |
| 存儲器類型： | 非易失 |
| 接口： | I²C（設(shè)備位址） |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-TSSOP |
| 包裝： | 管件 |
7
FN8172.4
August 29, 2006
SERIAL INTERFACE DESCRIPTION
Serial Interface
The X9268 supports a bidirectional bus oriented
protocol. The protocol defines any device that sends
data onto the bus as a transmitter and the receiving
device as the receiver. The device controlling the
transfer is a master and the device being controlled is
the slave. The master will always initiate data transfers
and provide the clock for both transmit and receive
operations. Therefore, the X9268 will be considered a
slave device in all applications.
Clock and Data Conventions
Data states on the SDA line can change only during
SCL LOW periods. SDA state changes during SCL
HIGH are reserved for indicating start and stop
conditions. See Figure 2.
Start Condition
All commands to the X9268 are preceded by the start
condition, which is a HIGH to LOW transition of SDA
while SCL is HIGH. The X9268 continuously monitors
the SDA and SCL lines for the start condition and will
not respond to any command until this condition is
met. See Figure 2.
Stop Condition
All communications must be terminated by a stop
condition, which is a LOW to HIGH transition of SDA
while SCL is HIGH. See Figure 2.
Acknowledge
Acknowledge is a software convention used to provide
a positive handshake between the master and slave
devices on the bus to indicate the successful receipt of
data. The transmitting device, either the master or the
slave, will release the SDA bus after transmitting eight
bits. The master generates a ninth clock cycle and
during this period the receiver pulls the SDA line LOW
to acknowledge that it successfully received the eight
bits of data.
The X9268 will respond with an acknowledge after
recognition of a start condition and its slave address
and once again after successful receipt of the
command byte. If the command is followed by a data
byte the X9268 will respond with a final acknowledge.
See Figure 2.
Figure 2. Acknowledge Response from Receiver
SCL FROM
MASTER
DATA
OUTPUT
FROM
TRANSMITTER
1
89
DATA
OUTPUT
FROM
RECEIVER
START
ACKNOWLEDGE
X9268
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X9269UV24IZ-2.7T1 | IC XDCP DUAL 256TAP 50K 24-TSSOP |
| X9271UV14T1 | IC XDCP SGL 256TAP 50K 14-TSSOP |
| X9279UV14ZT1 | IC XDCP SGL 256TAP 50K 14-TSSOP |
| X9313ZST2 | IC XDCP 32-TAP 1K 3-WIRE 8-SOIC |
| X9314WST2 | IC XDCP SGL 32-TAP 10K 8-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X9269 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Dual Digitally-Controlled Potentiometers |
| X9269_07 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Dual Digitally-Controlled Potentiometers |
| X9269TB16 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Dual Digitally-Controlled Potentiometers |
| X9269TB16-2.7 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Dual Digitally-Controlled Potentiometers |
| X9269TB16I | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Dual Digitally-Controlled Potentiometers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。