- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371284 > X9269 (Intersil Corporation) 3A,400V,SILASTIC RECT. PDF資料下載
參數(shù)資料
| 型號(hào)： | X9269 |
| 廠商： | Intersil Corporation |
| 英文描述： | 3A,400V,SILASTIC RECT. |
| 中文描述： | 單電源/低Power/256-Tap/2-Wire巴士 |
| 文件頁數(shù)： | 7/25頁 |
| 文件大?。?/td> | 422K |
| 代理商： | X9269 |
X9269
REV 1.1.11 2/17/03
Characteristics subject to change without notice.
7 of 25
www.xicor.com
Acknowledge Polling
The disabling of the inputs, during the internal
nonvolatile write operation, can be used to take
advantage of the typical 5ms EEPROM write cycle
time. Once the stop condition is issued to indicate the
end of the nonvolatile write command the X9269
initiates the internal write cycle. ACK polling, Flow 1,
can be initiated immediately. This involves issuing the
start condition followed by the device slave address. If
the X9269 is still busy with the write operation no ACK
will be returned. If the X9269 has completed the write
operation an ACK will be returned and the master can
then proceed with the next operation.
FLOW 1: ACK Polling Sequence
INSTRUCTION AND REGISTER DESCRIPTION
Instructions
D
EVICE
A
DDRESSING
: I
DENTIFICATION
B
YTE
(ID
AND
A)
The first byte sent to the X9269 from the host is called
the Identification Byte. The most significant four bits of
the slave address are a device type identifier. The
ID[3:0] bits is the device id for the X9269; this is fixed
as 0101[B] (refer to Table 1).
The A[3:0] bits in the ID byte is the internal slave
address. The physical device address is defined by
the state of the A3-A0 input pins. The slave address is
externally specified by the user. The X9269 compares
the serial data stream with the address input state; a
successful compare of both address bits is required
for the X9269 to successfully continue the command
sequence. Only the device which slave address
matches the incoming device address sent by the
master executes the instruction. The A3-A0 inputs
can be actively driven by CMOS input signals or tied
to V
CC
or V
SS
.
I
NSTRUCTION
B
YTE
(I)
The next byte sent to the X9269 contains the
instruction and register pointer information. The three
most significant bits are used provide the instruction
opcode I [3:0]. The RB and RA bits point to one of the
four Data Registers of each associated XDCP. The
least significant bit points to one of two Wiper Counter
Registers or Pots. The format is shown in Table 2.
Register Selection
Nonvolatile Write
Command Completed
EnterACK Polling
Issue
START
Issue Slave
Address
ACK
Returned
Further
Operation
Issue
Instruction
Issue STOP
No
Yes
Yes
Proceed
Issue STOP
No
Proceed
Register Selected
DR0
DR1
DR2
DR3
RB
0
0
1
1
RA
0
1
0
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X9269TS24I | Single Supply/Low Power/256-Tap/2-Wire Bus |
| X9269TS24I-2.7 | Single Supply/Low Power/256-Tap/2-Wire Bus |
| X9269TV24-2.7 | Single Supply/Low Power/256-Tap/2-Wire Bus |
| X9269TV24I | Single Supply/Low Power/256-Tap/2-Wire Bus |
| X9269US24 | Single Supply/Low Power/256-Tap/2-Wire Bus |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X9269_07 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Dual Digitally-Controlled Potentiometers |
| X9269TB16 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Dual Digitally-Controlled Potentiometers |
| X9269TB16-2.7 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Dual Digitally-Controlled Potentiometers |
| X9269TB16I | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Dual Digitally-Controlled Potentiometers |
| X9269TB16I-2.7 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Dual Digitally-Controlled Potentiometers |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。