- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9097 > X9401YS24I-2.7 (Intersil)IC XDCP QUAD 64-TAP 2.5K 24-SOIC PDF資料下載
參數(shù)資料
| 型號： | X9401YS24I-2.7 |
| 廠商： | Intersil |
| 文件頁數(shù)： | 14/18頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC XDCP QUAD 64-TAP 2.5K 24-SOIC |
| 標準包裝： | 30 |
| 系列： | XDCP™ |
| 接片： | 64 |
| 電阻（歐姆）： | 2.5k |
| 電路數(shù)： | 4 |
| 溫度系數(shù)： | 標準值 ±300 ppm/°C |
| 存儲器類型： | 非易失 |
| 接口： | 6 線 SPI（芯片選擇，設備位址） |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SOIC（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 24-SOIC |
| 包裝： | 管件 |
5
FN8190.4
October 13, 2009
or directly between the host and the Wiper Counter Register.
These instructions are:
Read Wiper Counter Register: read the current wiper
position of the selected pot,
Write Wiper Counter Register: change current wiper
position of the selected pot,
Read Data Register: read the contents of the selected
data register;
Write Data Register: write a new value to the selected data
register.
Read Status: This command returns the contents of the
WIP bit which indicates if the internal write cycle is in
progress.
The sequence of these operations is shown in Figure 4 and
Figure 5.
The final command is Increment/Decrement. It is different
from the other commands, because it’s length is
indeterminate. Once the command is issued, the master can
clock the selected wiper up and/or down in one resistor
segment steps; thereby, providing a fine tuning capability to
the host. For each SCK clock pulse (tHIGH) while SI is HIGH,
the selected wiper will move one resistor segment towards
the VH/RH terminal. Similarly, for each SCK clock pulse
while SI is LOW, the selected wiper will move one resistor
segment towards the VL/RL terminal. A detailed illustration of
the sequence and timing for this operation are shown in
Detailed Potentiometer Block Diagram
SERIAL DATA PATH
FROM INTERFACE
CIRCUITRY
REGISTER 0
REGISTER 1
REGISTER 2
REGISTER 3
SERIAL
BUS
INPUT
PARALLEL
BUS
INPUT
WIPER
COUNTER
REGISTER
INC/DEC
LOGIC
UP/DN
CLK
MODIFIED SCL
UP/DN
VH/RH
VL/RL
VW/RW
IF WCR = 00[H] THEN VW/RW = VL/RL
IF WCR = 3F[H] THEN VW/RW = VH/RH
8
6
C
O
U
N
T
E
R
D
E
C
O
D
E
(WCR)
(ONE OF FOUR ARRAYS)
X9401
相關PDF資料 |
PDF描述 |
|---|---|
| VE-251-MW-S | CONVERTER MOD DC/DC 12V 100W |
| ISPPAC-CLK5304S-01TN48I | IC CLOCK PROGRAM BUFFER 48TQFP |
| X9401WV24T1 | IC XDCP QUAD 64-TAP 10K 24-TSSOP |
| ADF4153YRUZ-RL | IC SYNTH FRACT-N FREQ 16-TSSOP |
| VI-BTP-MV-S | CONVERTER MOD DC/DC 13.8V 150W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| X9401YV24I-2.7 | 功能描述:IC XDCP QUAD 64-TAP 2.5K 24TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 接片:32 電阻（歐姆）:50k 電路數(shù):1 溫度系數(shù):標準值 50 ppm/°C 存儲器類型:易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 細型，TSOT-23-6 供應商設備封裝:TSOT-23-6 包裝:帶卷 (TR) |
| X9408 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad Digitally Controlled (XDCP?) Potentiometers |
| X9408_09 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad Digitally Controlled (XDCP?) Potentiometers |
| X9408-2.7 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Noise/Low Power/2-Wire Bus |
| X9408WP24 | 功能描述:IC XDCP QUAD 64-TAP 10K 24-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 接片:32 電阻（歐姆）:50k 電路數(shù):1 溫度系數(shù):標準值 50 ppm/°C 存儲器類型:易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 細型，TSOT-23-6 供應商設備封裝:TSOT-23-6 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。