- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9216 > X9420WV14Z-2.7 (Intersil)IC DGTL POT 10K 1CH 14TSSOP PDF資料下載
參數(shù)資料
| 型號： | X9420WV14Z-2.7 |
| 廠商： | Intersil |
| 文件頁數(shù)： | 4/19頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DGTL POT 10K 1CH 14TSSOP |
| 標(biāo)準(zhǔn)包裝： | 95 |
| 系列： | XDCP™ |
| 接片： | 64 |
| 電阻（歐姆）： | 10k |
| 電路數(shù)： | 1 |
| 溫度系數(shù)： | 標(biāo)準(zhǔn)值 ±300 ppm/°C |
| 存儲器類型： | 非易失 |
| 接口： | SPI 串行 |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 14-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 14-TSSOP |
| 包裝： | 管件 |
12
FN8195.1
April 26, 2006
D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)
ENDURANCE AND DATA RETENTION
CAPACITANCE
POWER-UP TIMING
POWER-UP REQUIREMENTS (Power-up sequencing can affect correct recall of the wiper registers)
The preferred power-on sequence is as follows: First VCC, then V+ and V-, and then the potentiometer pins, RH, RL,
and RW. Voltage should not be applied to the potentiometer pins before V+ or V- is applied. The VCC ramp rate
specification should be met, and any glitches or slope changes in the VCC line should be held to <100mV if possible.
If VCC powers down, it should be held below 0.1V for more than 1 second before powering up again in order for
proper wiper register recall. Also, VCC should not reverse polarity by more than 0.5V. Recall of wiper position will not
be complete until VCC, V+ and V- reach their final value.
Notes: (5) This parameter is periodically sampled and not 100% tested.
(6) tPUR and tPUW are the delays required from the time the third (last) power supply (VCC, V+ or V-) is stable until the specific instruction
can be issued. These parameters are periodically sampled and not 100% tested.
Symbol
Parameter
Limits
Test Conditions
Min.
Typ.
Max.
Units
ICC1
VCC Supply Current (Active)
400
A
fSCK = 2MHz, SO = Open,
Other Inputs = VSS
ICC2
VCC Supply Current
(Non-volatile Write)
1mA
fSCK = 2MHz, SO = Open,
Other Inputs = VSS
ISB
VCC Current (Standby)
1
μA
SCK = SI = VSS, Addr. = VSS
ILI
Input Leakage Current
10
μAVIN = VSS to VCC
ILO
Output Leakage Current
10
μAVOUT = VSS to VCC
VIH
Input HIGH Voltage
VCC x 0.7
VCC + 0.5
V
VIL
Input LOW Voltage
-0.5
VCC x 0.1
V
VOL
Output LOW Voltage
0.4
V
IOL = 3mA
Parameter
Min.
Units
Minimum Endurance
100,000
Data Changes per Bit per Register
Data Retention
100
Years
Symbol
Test
Max.
Units
Test Conditions
COUT(5)
Output Capacitance (SO)
8
pF
VOUT = 0V
CIN(5)
Input Capacitance (A0, SI, and SCK)
6
pF
VIN = 0V
Symbol
Parameter
Max.
Units
tPUR(6)
Power-up to Initiation of Read Operation
1
ms
tPUW(6)
Power-up to Initiation of Write Operation
5
ms
tRVCC
VCC Power-up Ramp
0.2
50
V/msec
X9420
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X9429YV14Z-2.7 | IC XDCP SGL 64-TAP 2.5K 14-TSSOP |
| X9429WV14Z-2.7 | IC XDCP SGL 64-TAP 10K 14-TSSOP |
| AD9540BCPZ | IC CLOCK GENERATOR PLL 48-LFCSP |
| X9317WM8IZ | IC XDCP SGL 100TAP 10K 8-MSOP |
| X9317UV8IZ | IC XDCP 100TAP 50K 3-WIRE 8TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X9420WV14ZT1 | 功能描述:IC DGTL POT 10K 1CH 14TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):2 溫度系數(shù):標(biāo)準(zhǔn)值 35 ppm/°C 存儲器類型:易失 接口:6 線串行（芯片選擇，遞增，增/減） 電源電壓:2.6 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) |
| X9420WV-2.7 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Single Digitally Controlled (XDCP) Potentiometer |
| X9420WVI | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Single Digitally Controlled (XDCP) Potentiometer |
| X9420WVI-2.7 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Single Digitally Controlled (XDCP) Potentiometer |
| X9420WVM | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Single Digitally Controlled (XDCP) Potentiometer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。