- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9083 > X9421WV14Z-2.7 (Intersil)IC XDCP SGL 64-TAP 10K 14-TSSOP PDF資料下載
參數(shù)資料
| 型號： | X9421WV14Z-2.7 |
| 廠商： | Intersil |
| 文件頁數(shù)： | 15/20頁 |
| 文件大小： | 0K |
| 描述： | IC XDCP SGL 64-TAP 10K 14-TSSOP |
| 標(biāo)準(zhǔn)包裝： | 95 |
| 系列： | XDCP™ |
| 接片： | 64 |
| 電阻（歐姆）： | 10k |
| 電路數(shù)： | 1 |
| 溫度系數(shù)： | 標(biāo)準(zhǔn)值 ±300 ppm/°C |
| 存儲器類型： | 非易失 |
| 接口： | 5 線 SPI（芯片選擇，設(shè)備位址） |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 14-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 14-TSSOP |
| 包裝： | 管件 |
4
FN8196.4
January 14, 2009
X9421
(14 LD TSSOP)
TOP VIEW
X9421
(16 LD SOIC)
TOP VIEW
Pin Assignments
Pin Descriptions
Host Interface Pins
SERIAL OUTPUT (SO)
SO is a push/pull serial data output pin. During a read cycle,
data is shifted out on this pin. Data is clocked out by the
falling edge of the serial clock.
SERIAL INPUT
SI is the serial data input pin. All opcodes, byte addresses
and data to be written to the potentiometer and pot register
are input on this pin. Data is latched by the rising edge of the
serial clock.
SERIAL CLOCK (SCK)
The SCK input is used to clock data into and out of the
X9421.
CHIP SELECT (CS)
When CS is HIGH, the X9421 is deselected and the SO pin
is at high impedance, and (unless an internal write cycle is
underway) the device will be in the standby state. CS LOW
enables the X9421, placing it in the active power mode. It
should be noted that after a power-up, a HIGH to LOW
transition on CS is required prior to the start of any
operation.
HOLD (HOLD)
HOLD is used in conjunction with the CS pin to select the
device. Once the part is selected and a serial sequence is
underway, HOLD may be used to pause the serial
communication with the controller without resetting the serial
sequence. To pause, HOLD must be brought LOW while
SCK is LOW. To resume communication, HOLD is brought
HIGH, again while SCK is LOW. If the pause feature is not
used, HOLD should be held HIGH at all times.
RW/VW
NC
VCC
A0
HOLD
CS
S0
SI
NC
SCK
RL/VL
RH/VH
WP
VSS
1
2
3
4
5
6
7
14
13
12
11
10
9
8
14
15
16
9
13
12
11
10
1
2
3
4
5
7
6
8
NC
SO
NC
CS
SCK
SI
VSS
NC
VCC
RL/VL
RH/VH
RW/VW
ISEN
AO
WP
NC
TSSOP
PIN NO.
SOIC
PIN NO.
SYMBOL
DESCRIPTION
1
2
SO
Serial Data Output
2, 3
3, 1, 7, 5
NC
No Connect
44
CS
Chip Select
5
SCK
Serial Clock
6
SI
Serial Data Input
7
8
VSS
System Ground
89
WP
Hardware Write Protect
9
10
A0
Device Address
10
HOLD
Device select. Pause the serial bus.
11
12
RW/VW
Wiper Terminal of the Potentiometer.
12
13
RH/VH
High Terminal of the Potentiometer.
13
14
RL/VL
Low Terminal of the Potentiometer.
14
16
VCC
System Supply Voltage
X9421
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-25W-MY-F4 | CONVERTER MOD DC/DC 5.5V 50W |
| V28A3V3H150B | CONVERTER MOD DC/DC 3.3V 150W |
| MS27473E22A2PA | CONN PLUG 85POS STRAIGHT W/PINS |
| V24A8H300BL | CONVERTER MOD DC/DC 8V 300W |
| X9421WV14T1 | IC XDCP SGL 64-TAP 10K 14-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X9421WV14ZT1 | 功能描述:IC XDCP SGL 64-TAP 10K 14-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 接片:32 電阻（歐姆）:50k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 50 ppm/°C 存儲器類型:易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 細(xì)型，TSOT-23-6 供應(yīng)商設(shè)備封裝:TSOT-23-6 包裝:帶卷 (TR) |
| X9421WV-2.7 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Single Digitally Controlled (XDCP) Potentiometer |
| X9421WVI | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Single Digitally Controlled (XDCP) Potentiometer |
| X9421WVI-2.7 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Single Digitally Controlled (XDCP) Potentiometer |
| X9421WW | 制造商:Intersil Corporation 功能描述:SINGLE XDCP, 10K OHM, 64 TAP, SPI, DIE/WAFER - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。