參數(shù)資料
型號: X9455UV24-2.7
廠商: INTERSIL CORP
元件分類: 數(shù)字電位計
英文描述: Dual Two-wiper Digitally-Controlled (XDCP) Potentiometer
中文描述: DUAL 50K DIGITAL POTENTIOMETER, 2-WIRE SERIAL CONTROL INTERFACE, 256 POSITIONS, PDSO24
封裝: TSSOP-24
文件頁數(shù): 6/18頁
文件大?。?/td> 372K
代理商: X9455UV24-2.7
6
FN8202.0
November 10, 2004
Increment/Decrement Timing
NOTES:
1. Absolute linearity is utilized to determine actual wiper voltage versus expected voltage = [V(R
W(n)(actual)
)-V(R
W(n)(expected)
)]/MI
V(R
W(n)(expected)
) = n(V(R
H
)-V(R
L
))/255 + V(R
L
), with n from 0 to 255.
2. Relative linearity is a measure of the error in step size between taps = [V(R
W(n+1)
)-(V(R
W(n)
) + MI)]/MI, with n from 0 to 254
3. 1 Ml = Minimum Increment = [V(R
H
)-V(R
L
)]/255.
4. Typical values are for T
A
= 25°C and nominal supply voltage.
5. This parameter is not 100% tested.
6. Ratiometric temperature coefficient = (V(R
W
)
T1(n)
-V(R
W
)
T2(n)
)/[V(R
W
)
T1(n)
(T1-T2)] x 10
6
, with T1 & T2 being 2 temperatures, and n from 0 to
255.
7. Measured with wiper at tap position 255, R
L
grounded, using test circuit.
8. t
WC
is the minimum cycle time to be allowed for any nonvolatile write by the user, unless Acknowledge Polling is used. It is the time from a valid
STOP condition at the end of a write sequence of a 2-wire interface write operation, or from the rising edge of CS of a valid “Store” operation of
the Up/Down interface, to the end of the self-timed internal nonvolatile write cycle.
9. The recommended power up sequence is to apply V
CC
/V
SS
first, then the potentiometer voltages. During power up, the data sheet parameters
for the DCP do not fully apply until t
D
after V
CC
reaches its final value. In order to prevent unwanted tap position changes, or an inadvertant
store, bring the CS pin high before or concurrently with the V
CC
pin on power up.
CS
SCL
U/D
R
W
t
CI
t
IL
t
IH
t
CYC
t
ID
t
DI
t
IW
MI
(3)
t
IC
t
CPHS
t
F
t
R
10%
90%
90%
t
CPHNS
DS0, DS1
High-Voltage Write Cycle Timing
SYMBOL
PARAMETER
TYP
MAX
UNITS
t
WC
(Notes 5, 8)
Non-volatile write cycle time
5
10
ms
XDCP Timing
SYMBOL
PARAMETER
MIN
MAX
UNITS
t
WRL
(Note 5)
SCL rising edge to wiper code changed, wiper response time after instruction
issued (all load instructions)
5
20
μs
X9455
相關(guān)PDF資料
PDF描述
X9455UV24I-2.7 Dual Two-wiper Digitally-Controlled (XDCP) Potentiometer
X9455WV24-2.7 Dual Two-wiper Digitally-Controlled (XDCP) Potentiometer
X9455WV24I-2.7 Dual Two-wiper Digitally-Controlled (XDCP) Potentiometer
X9460KV14I Dual Audio Control Digitally Controlled Potentiometer
X9460KV14I-2.7 Dual Audio Control Digitally Controlled Potentiometer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
X9455UV24I-2.7 功能描述:IC DCP DUAL 50K 256TAP 24-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 標準包裝:3,300 系列:WiperLock™ 接片:257 電阻(歐姆):100k 電路數(shù):1 溫度系數(shù):標準值 150 ppm/°C 存儲器類型:易失 接口:3 線 SPI(芯片選擇) 電源電壓:1.8 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-VDFN 裸露焊盤 供應商設備封裝:8-DFN-EP(3x3) 包裝:帶卷 (TR)
X9455UV24IZ-2.7 功能描述:IC POT DUAL 2WIPER 50K 24-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 標準包裝:2,500 系列:XDCP™ 接片:256 電阻(歐姆):100k 電路數(shù):1 溫度系數(shù):標準值 ±300 ppm/°C 存儲器類型:非易失 接口:I²C(設備位址) 電源電壓:2.7 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:14-TSSOP 包裝:帶卷 (TR)
X9455WP24I 制造商:Intersil Corporation 功能描述:DGTL POTENTIOMETER 256POS 10KOHM DUAL 24TSSOP - Rail/Tube
X9455WS24I-2.7 功能描述:IC XDCP DUAL 256TAP 10K 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 接片:32 電阻(歐姆):50k 電路數(shù):1 溫度系數(shù):標準值 50 ppm/°C 存儲器類型:易失 接口:3 線串行(芯片選擇,遞增,增/減) 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 細型,TSOT-23-6 供應商設備封裝:TSOT-23-6 包裝:帶卷 (TR)
X9455WV24-2.7 功能描述:IC DCP DUAL 10K 256TAP 24-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 標準包裝:2,500 系列:XDCP™ 接片:256 電阻(歐姆):100k 電路數(shù):1 溫度系數(shù):標準值 ±300 ppm/°C 存儲器類型:非易失 接口:I²C(設備位址) 電源電壓:2.7 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:14-TSSOP 包裝:帶卷 (TR)