4
FN8212.2
July 18, 2006
Operating Specifications Over the recommended operating conditions unless otherwise specified.
SYMBOL
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
ICC1
VCC Supply Current
(Volatile write/read)
fSCL = 400kHz;SDA = Open; (for I
2C,
Active, Read and Volatile Write States only)
1mA
ICC2
VCC Supply Current
(nonvolatile write)
fSCL = 400kHz; SDA = Open; (for I
2C,
Active, Nonvolatile Write State only)
3mA
ISB
VCC Current (standby)
VCC = +5.5V, I
2C Interface in Standby State
5
A
VCC = +3.6V, I
2C Interface in Standby State
2
A
ILkgDig
Leakage Current, at Pins A0,
A1, A2, SDA, SCL, and WP
Pins
Voltage at pin from GND to VCC
-10
10
A
tDCP
DCP Wiper Response Time
SCL falling edge of last bit of DCP Data Byte to
wiper change
1s
Vpor
Power-on Recall Voltage
Minimum VCC at which memory recall occurs
1.8
2.6
V
VccRamp
VCC Ramp Rate
0.2
V/ms
Power-up Delay
VCC above Vpor, to DCP Initial Value Register recall
completed, and
I2C Interface in standby state
3ms
EEPROM SPECS
EEPROM Endurance
150,000
Cycles
EEPROM Retention
Temperature
≤ 75°C
50
Years
SERIAL INTERFACE SPECS
VIL
WP, A2, A1, A0, SDA, and
SCL input buffer LOW
voltage
-0.3
0.3*Vcc
V
VIH
WP, A2, A1, A0, SDA, and
SCL Input Buffer HIGH
Voltage
0.7*Vcc
Vcc+0.3
V
Hysterisis
SDA and SCL input buffer
hysterisis
0.05*
Vcc
V
VOL
SDA Output Buffer LOW
Voltage, Sinking 4mA
00.4
V
Cpin
WP, A2, A1, A0, SDA, and
SCL Pin Capacitance
10
pF
fSCL
SCL Frequency
400
kHz
tIN
Pulse Width Suppression
Time at SDA and SCL Inputs
Any pulse narrower than the max spec is
suppressed.
50
ns
tAA
SCL Falling Edge to SDA
Output Data Valid
SCL falling edge crossing 30% of VCC, until SDA
exits the 30% to 70% of VCC window.
900
ns
tBUF
Time the Bus Must be Free
Before the Start of a New
Transmission
SDA crossing 70% of VCC during a STOP condition,
to SDA crossing 70% of VCC during the following
START condition.
1300
ns
tLOW
Clock LOW Time
Measured at the 30% of VCC crossing.
1300
ns
tHIGH
Clock HIGH Time
Measured at the 70% of VCC crossing.
600
ns
tSU:STA
START Condition Setup
Time
SCL rising edge to SDA falling edge. Both crossing
70% of VCC.
600
ns
tHD:STA
START Condition Hold Time
From SDA falling edge crossing 30% of VCC to SCL
falling edge crossing 70% of VCC.
600
ns
X95820