- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19494 > XA9572XL-15TQG100Q (Xilinx Inc)IC CPLD 3.3V 72MCELL 100-TQFP PDF資料下載
參數(shù)資料
| 型號： | XA9572XL-15TQG100Q |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 1/5頁 |
| 文件大小： | 0K |
| 描述： | IC CPLD 3.3V 72MCELL 100-TQFP |
| 標準包裝： | 90 |
| 系列： | XA9500XL XA |
| 可編程類型： | 系統(tǒng)內(nèi)可編程 |
| 最大延遲時間 tpd(1)： | 15.5ns |
| 電壓電源 - 內(nèi)部： | 3 V ~ 3.6 V |
| 邏輯元件/邏輯塊數(shù)目： | 4 |
| 宏單元數(shù)： | 72 |
| 門數(shù)： | 1600 |
| 輸入/輸出數(shù)： | 72 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應商設備封裝： | 100-TQFP（14x14） |
| 包裝： | 托盤 |
DS108-1 (v1.7) April 3, 2007
1
Product Specification
2002-2007 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
k
Features
AEC-Q100 device qualification and full PPAP support
available in both extended temperature Q-grade and
I-grade.
Guaranteed to meet full electrical specifications over
TA = -40° C to +105° C with TJ Maximum = +125° C
(Q-grade)
System frequency up to 64.5 MHz (15.5 ns)
Available in small footprint packages
Optimized for high-performance 3.3V systems
-
5V tolerant I/O pins accept 5V, 3.3V, and 2.5V
signals — ideal for multi-voltage system interfacing
and level shifting
-
Technology: 0.35
μm CMOS process
Advanced system features
-
In-system programmable enabling higher system
reliability through reduced handling and reducing
production programming times
-
Superior pin-locking and routability with
FastCONNECT II switch matrix allowing for
multiple design iterations without board re-spins
-
Input hysteresis on all user and boundary-scan pin
inputs to reduce noise on input signals
-
Bus-hold circuitry on all user pin inputs which
reduces cost associated with pull-up resistors and
reduces bus loading
-
Full IEEE Standard 1149.1 boundary-scan (JTAG)
for in-system device testing
Fast concurrent programming
Slew rate control on individual outputs for reducing EMI
generation
Refer to XC9500XL Family data sheet (DS054) for
architecture description
Refer to XA9536XL data sheet (DS598), the
XA9572XL data sheet (DS599), and the XA95144XL
data sheet (DS600) for pin tables
Xilinx received ISO/TS 16949 Certification in March
2005.
WARNING: Programming temperature range of
TA = 0° C to +70° C
Description
The XA9500XL 3.3V CPLD Automotive XA product family is
targeted for leading-edge, high-performance automotive
applications that require either automotive industrial (–40°C
to +85°C ambient) or extended (–40°C to +105°C ambient)
temperature reconfigurable devices.
Power Estimation
Power dissipation in CPLDs can vary substantially depend-
ing on the system frequency, design application and output
loading. Each macrocell in an XA9500XL automotive device
must be configured for low-power mode (default mode for
XA9500XL devices). In addition, unused product-terms and
macrocells are automatically deactivated by the software to
further conserve power.
For a general estimate of ICC, the following equation may be
used:
ICC(mA) = MC(0.052*PT + 0.272) + 0.04 * MCTOG*MC* f
where:
MC = # macrocells
PT = average number of product terms per macrocell
f = maximum clock frequency
MCTOG = average % of flip-flops toggling per clock
(~12%)
This calculation is based on typical operating conditions
using a pattern of 16-bit up/down counters in each Function
Block with no output loading. The actual ICC value varies
with the design application and should be verified during
0
XA9500XL Automotive CPLD
Product Family
DS108-1 (v1.7) April 3, 2007
00
Product Specification
R
Table 1: XA9500XL Device Family
Device
Temperature Grade
Macrocells
Usable Gates
Registers
fSYSTEM (MHz)
XA9536XL
I, Q
36
800
36
64.5
XA9572XL
I, Q
72
1,600
72
64.5
XA95144XL
I
144
3,200
144
64.5
相關PDF資料 |
PDF描述 |
|---|---|
| VI-B7J-CY-F3 | CONVERTER MOD DC/DC 36V 50W |
| GBC12DCSN-S527 | CONN EDGECARD 24POS .100 EXTEND |
| ECM06DCTN | CONN EDGECARD 12POS DIP .156 SLD |
| AYM24DTAD | CONN EDGECARD 48POS R/A .156 SLD |
| TOP222G | IC OFFLINE SWIT PWM OCP HV 8SMD |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XA9572XL-15VQG44I | 功能描述:IC CPLD 3.3V 72MCELL 44-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD（復雜可編程邏輯器件） 系列:XA9500XL XA 標準包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應商設備封裝:208-PQFP（28x28） 包裝:托盤 |
| XA9572XL-15VQG44Q | 功能描述:IC CPLD 3.3V 72MCELL 44-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD（復雜可編程邏輯器件） 系列:XA9500XL XA 標準包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應商設備封裝:208-PQFP（28x28） 包裝:托盤 |
| XA9572XL-15VQG64I | 功能描述:IC CPLD 3.3V 72MCELL 64-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD（復雜可編程邏輯器件） 系列:XA9500XL XA 標準包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應商設備封裝:208-PQFP（28x28） 包裝:托盤 |
| XA9572XL-15VQG64Q | 功能描述:IC CPLD 3.3V 72MCELL 64-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD（復雜可編程邏輯器件） 系列:XA9500XL XA 標準包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應商設備封裝:208-PQFP（28x28） 包裝:托盤 |
| XA9Z-KG1 | 制造商:IDEC Corporation 功能描述:16mm Yellow E-Stop Shroud for 29mm & 40mm XA E-stops 制造商:IDEC Corporation 功能描述:E-STOP SHROUD 制造商:IDEC Corporation 功能描述:E-STOP SHROUD; For Use With:Idec XA Series Switches and Pilot Devices ;RoHS Compliant: Yes 制造商:IDEC Corporation 功能描述:Switch Access Emergency Stop Switch Shroud 制造商:IDEC CORPORATION 功能描述:Switch Access Emergency Stop Switch Shroud |
發(fā)布緊急采購，3分鐘左右您將得到回復。