- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19498 > XA9572XL-15VQG44I (Xilinx Inc)IC CPLD 3.3V 72MCELL 44-VQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | XA9572XL-15VQG44I |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 4/5頁 |
| 文件大小： | 0K |
| 描述： | IC CPLD 3.3V 72MCELL 44-VQFP |
| 標(biāo)準(zhǔn)包裝： | 160 |
| 系列： | XA9500XL XA |
| 可編程類型： | 系統(tǒng)內(nèi)可編程 |
| 最大延遲時(shí)間 tpd(1)： | 15.5ns |
| 電壓電源 - 內(nèi)部： | 3 V ~ 3.6 V |
| 邏輯元件/邏輯塊數(shù)目： | 4 |
| 宏單元數(shù)： | 72 |
| 門數(shù)： | 1600 |
| 輸入/輸出數(shù)： | 34 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-TQFP |
| 供應(yīng)商設(shè)備封裝： | 44-VQFP（10x10） |
| 包裝： | 托盤 |
XA9500XL Automotive CPLD Product Family
4
DS108-1 (v1.7) April 3, 2007
Product Specification
R
7. Do not drive I/Os pins above the VCCIO assigned to its
I/O bank.
a. The current flow can go into VCCIO and affect a user
voltage regulator.
b. It can also increase undesired leakage current
associated with the device.
c. If done for too long, it can reduce the life of the
device.
8. Do not rely on the I/O states before the CPLD
configures.
9. Use a voltage regulator which can provide sufficient
current during device power up. As a rule of thumb, the
regulator needs to provide at least three times the peak
current while powering up a CPLD in order to guarantee
the CPLD can configure successfully.
10. Ensure external JTAG terminations for TMS, TCK, TDI,
TDO comply with IEEE 1149.1. All Xilinx CPLDs have
internal weak pull-ups of ~50 k
Ω on TDI, TMS, and
TCK.
11. Attach all CPLD VCC and GND pins in order to have
necessary power and ground supplies around the
CPLD.
12. Decouple all VCC and VCCIO pins with capacitors of
0.01
μF and 0.1 μF closest to the pins for each
VCC/VCCIO-GND pair.
Recommendations
The following recommendations are for all automotive appli-
cations.
1. Use strict synchronous design (only one clocking event)
if possible. A synchronous system is more robust than
an asynchronous one.
2. Include JTAG stakes on the PCB. JTAG stakes can be
used to test the part on the PCB. They add benefit in
reprogramming part on the PCB, inspecting chip
internals with INTEST, identifying stuck pins, and
inspecting programming patterns (if not secured).
3. XA9500XL Automotive CPLDs work with any power
sequence, but it is preferable to power the VCCI
(internal VCC) before the VCCIO for the applications in
which any glitches from device I/Os are unwanted.
4. Do not disregard report file warnings. Software
identifies potential problems when compiling, so the
report file is worth inspecting to see exactly how your
design is mapped onto the logic.
5. Understand the Timing Report. This report file provides
a speed summary along with warnings. Read the timing
file (*.tim) carefully. Analyze key signal chains to
determine limits to given clock(s) based on logic
analysis.
6. Review Fitter Report equations. Equations can be
shown in ABEL-like format, or can also be displayed in
Verilog or VHDL formats. The Fitter Report also
includes switch settings that are very informative of
other device behaviors.
7. Let design software define pinouts if possible. Xilinx
CPLD software works best when it selects the I/O pins
and manages resources for users. It can spread signals
around and improve pin-locking. If users must define
pins, plan resources in advance.
8. Perform a post-fit simulation for all speeds to identify
any possible problems (such as race conditions) that
might occur when fast-speed silicon is used instead of
slow-speed silicon.
9. Distribute SSOs (Simultaneously Switching Outputs)
evenly around the CPLD to reduce switching noise.
10. Terminate high speed outputs to eliminate noise caused
by very fast rising/falling edges.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IRU1010CD | IC REG LDO ADJ 1A D-PAK |
| ECM02DRKN-S13 | CONN EDGECARD 4POS .156 EXTEND |
| GMM02DREN | CONN EDGECARD 4POS .156 EYELET |
| GCA06DTKN | CONN EDGECARD 12POS DIP .125 SLD |
| HBM03DRYN | CONN EDGECARD 6POS DIP .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XA9572XL-15VQG44Q | 功能描述:IC CPLD 3.3V 72MCELL 44-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD（復(fù)雜可編程邏輯器件） 系列:XA9500XL XA 標(biāo)準(zhǔn)包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP（28x28） 包裝:托盤 |
| XA9572XL-15VQG64I | 功能描述:IC CPLD 3.3V 72MCELL 64-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD（復(fù)雜可編程邏輯器件） 系列:XA9500XL XA 標(biāo)準(zhǔn)包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP（28x28） 包裝:托盤 |
| XA9572XL-15VQG64Q | 功能描述:IC CPLD 3.3V 72MCELL 64-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD（復(fù)雜可編程邏輯器件） 系列:XA9500XL XA 標(biāo)準(zhǔn)包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP（28x28） 包裝:托盤 |
| XA9Z-KG1 | 制造商:IDEC Corporation 功能描述:16mm Yellow E-Stop Shroud for 29mm & 40mm XA E-stops 制造商:IDEC Corporation 功能描述:E-STOP SHROUD 制造商:IDEC Corporation 功能描述:E-STOP SHROUD; For Use With:Idec XA Series Switches and Pilot Devices ;RoHS Compliant: Yes 制造商:IDEC Corporation 功能描述:Switch Access Emergency Stop Switch Shroud 制造商:IDEC CORPORATION 功能描述:Switch Access Emergency Stop Switch Shroud |
| XA9Z-LED2R | 制造商:IDEC Corporation 功能描述:LED; Lamp Base Type:Solder Terminal; Features:XA 16mm Estop Replacement LED for Solder Tab Type; Operating Temperature Max:55C; Operating Temperature Min:-25C; Operating Temperature Range:-25C to +55C ;RoHS Compliant: Yes 制造商:IDEC CORPORATION 功能描述:Switch Access Emergency Stop Switch LED |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。