- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄19899 > XC17V04VQ44C (Xilinx Inc)IC PROM SER 4MBIT 3.3V 44-VQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | XC17V04VQ44C |
| 廠(chǎng)商： | Xilinx Inc |
| 文件頁(yè)數(shù)： | 1/15頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC PROM SER 4MBIT 3.3V 44-VQFP |
| 標(biāo)準(zhǔn)包裝： | 160 |
| 可編程類(lèi)型： | OTP |
| 存儲(chǔ)容量： | 4Mb |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 44-TQFP |
| 供應(yīng)商設(shè)備封裝： | 44-VQFP（10x10） |
| 包裝： | 托盤(pán) |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
DS073 (v2.0) April 7, 2014
Product Specification
1
Copyright 2000–2014 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and
other countries. All other trademarks are the property of their respective owners.
— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE —
Features
One-time programmable (OTP) read-only memory
designed to store configuration bitstreams of
Xilinx FPGA devices
Simple interface to the FPGA
Cascadable for storing longer or multiple bitstreams
Programmable reset polarity (active High or active
Low) for compatibility with different FPGA solutions
Low-power CMOS floating-gate process
3.3V supply voltage
Guaranteed 20 year life data retention
Available in compact plastic packages: VQ44, PC44,
PC20, VO8, and SO20(1)
Programming support by leading programmer
manufacturers
Design support using the ISE Foundation and
ISE WebPACK software
Dual configuration modes for the XC17V16 and
XC17V08(1) devices
Serial slow/fast configuration (up to 20 Mb/s)
Parallel (up to 160 Mb/s at 20 MHz)
Description
Xilinx introduces the high-density XC17V00 family of
configuration PROMs which provide an easy-to-use, cost-
effective method for storing large Xilinx FPGA configuration
bitstreams. Initial devices in the 3.3V family are available in
16 Mb, 8 Mb, 4 Mb, 2 Mb, and 1 Mb densities. See Figure 1
and Figure 2 for simplified block diagrams of the XC17V00
family.
The XC17V00 PROM can configure a Xilinx FPGA using
the FPGA serial configuration mode interface. When the
FPGA is in Master Serial mode, it generates a configuration
clock that drives the PROM. A short access time after the
rising clock edge, data appears on the PROM DATA output
pin that is connected to the FPGA DIN pin. The FPGA
generates the appropriate number of clock pulses to
complete the configuration. Once configured, it disables the
PROM. When the FPGA is in Slave Serial mode, the PROM
and the FPGA must both be clocked by an incoming signal.
The XC17V08(1) and XC17V16 PROM can optionally
configure a Xilinx FPGA using the FPGA Parallel
(SelectMAP) configuration mode interface. When the FPGA
is in Master SelectMAP mode, the FPGA generates the
configuration clock that drives the PROM.
When the FPGA is in Slave SelectMAP mode, an external,
free-running oscillator generates the configuration clock
that drives the PROM and the FPGA. After the rising
configuration clock (CCLK) edge, data is available on the
PROMs DATA (D0-D7) pins. The data is clocked into the
FPGA on the following rising edge of the CCLK (Figure 3).
Multiple PROMs can be concatenated by using the CEO
output to drive the CE input of the following device. The
clock inputs and the DATA outputs of all PROMs in this
chain are interconnected. All devices are compatible and
can be cascaded with other members of the family.
For device programming, either the Xilinx ISE Foundation or
ISE WebPACK software compiles the FPGA design file into
a standard Hex format, which is then transferred to most
commercial PROM programmers.
0
XC17V00 Series Configuration PROMs
DS073 (v2.0) April 7, 2014
08
Product Specification
R
1. Specific part number and package combinations have been discontinued. Refer to XCN07010. Discontinued part number and package combinations
remain in this data sheet for reference.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T86E686M020EBAL | CAP TANT 68UF 20V 20% 2917 |
| XC18V02VQG44C | IC PROM REPROGR 2MB 44-VQFP |
| RPR40-11005S-B | CONV DC/DC 40W 40-160VIN 05VOUT |
| LTC4252-2CMS#TRPBF | IC CNTRLR HOTSWAP NEGVOLT 10MSOP |
| AT17LV010A-10JC | IC CONFIG SEEPROM 1M 3.3V 20PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC17V04VQ44I | 功能描述:IC PROM SER 4MBIT 3.3V 44-VQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 - 用于 FPGA 的配置 Proms 系列:- 產(chǎn)品變化通告:Product Discontinuation 28/Jul/2010 標(biāo)準(zhǔn)包裝:98 系列:- 可編程類(lèi)型:OTP 存儲(chǔ)容量:300kb 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-TSOP 包裝:管件 |
| XC17V04VQG44C | 制造商:Xilinx 功能描述:PROM PARALLEL/SERIAL 4M-BIT 3.3V 44-PIN VTQFP - Rail/Tube |
| XC17V08PC20C | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:XC17V00 Series Configuration PROM |
| XC17V08PC20I | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:XC17V00 Series Configuration PROM |
| XC17V08PC44C | 功能描述:IC PROM SER C-TEMP 3.3V 44-PLCC RoHS:否 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 - 用于 FPGA 的配置 Proms 系列:- 產(chǎn)品變化通告:Product Discontinuation 28/Jul/2010 標(biāo)準(zhǔn)包裝:98 系列:- 可編程類(lèi)型:OTP 存儲(chǔ)容量:300kb 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-TSOP 包裝:管件 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。