the same VC" />
參數(shù)資料
型號(hào): XC2C256-7PQG208I
廠商: Xilinx Inc
文件頁(yè)數(shù): 10/16頁(yè)
文件大?。?/td> 0K
描述: IC CR-II CPLD 256MCELL 208PQFP
標(biāo)準(zhǔn)包裝: 24
系列: CoolRunner II
可編程類型: 系統(tǒng)內(nèi)可編程
最大延遲時(shí)間 tpd(1): 6.7ns
電壓電源 - 內(nèi)部: 1.7 V ~ 1.9 V
邏輯元件/邏輯塊數(shù)目: 16
宏單元數(shù): 256
門數(shù): 6000
輸入/輸出數(shù): 173
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 208-BFQFP
供應(yīng)商設(shè)備封裝: 208-PQFP(28x28)
包裝: 托盤
配用: 122-1573-ND - KIT STARTER COOLRUNNER-II LP/LC
122-1512-ND - KIT DESIGN CPLD W/BATT HOLDER
CoolRunner-II CPLD Family
DS090 (v3.1) September 11, 2008
3
Product Specification
R
the same VCCIO level. (See Table 5 for a summary of
CoolRunner-II CPLD I/O standards.)
Architecture Description
CoolRunner-II CPLD is a highly uniform family of fast, low
power CPLDs. The underlying architecture is a traditional
CPLD architecture combining macrocells into Function
Blocks (FBs) interconnected with a global routing matrix,
the Xilinx Advanced Interconnect Matrix (AIM). The FBs use
a Programmable Logic Array (PLA) configuration which
allows all product terms to be routed and shared among any
of the macrocells of the FB. Design software can efficiently
synthesize and optimize logic that is subsequently fit to the
FBs and connected with the ability to utilize a very high per-
centage of device resources. Design changes are easily
and automatically managed by the software, which exploits
the 100% routability of the Programmable Logic Array within
each FB. This extremely robust building block delivers the
industry’s highest pinout retention, under very broad design
conditions. The architecture is explained in more detail with
the discussion of the underlying FBs, logic and intercon-
nect.
The design software automatically manages these device
resources so that users can express their designs using
completely generic constructs without knowledge of these
architectural details. More advanced users can take advan-
tage of these details to more thoroughly understand the
software’s choices and direct its results.
Figure 1 shows the high-level architecture whereby FBs
attach to pins and interconnect to each other within the
internal interconnect matrix. Each FB contains 16 macro-
cells. The BSC path is the JTAG Boundary Scan Control
Table 4: CoolRunner-II CPLD Family Features
XC2C32A
XC2C64A
XC2C128
XC2C256
XC2C384
XC2C512
IEEE 1532
I/O banks
2
4
Clock division
-
DualEDGE
Registers
DataGATE
-
LVTTL
LVCMOS33, 25,
18, and 15(1)
SSTL2_1
-
SSTL3_1
-
HSTL_1
-
Configurable
ground
Quadruple data
security
Open drain outputs
Hot plugging
Schmitt Inputs
1.
LVCMOS15 requires the use of Schmitt-trigger inputs.
相關(guān)PDF資料
PDF描述
TPSC225K035R1000 CAP TANT 2.2UF 35V 10% 2312
VE-B5M-CY-F1 CONVERTER MOD DC/DC 10V 50W
TCJT336M010R0150 CAP TANT 33UF 10V 20% 1210
VI-BT4-CY-F1 CONVERTER MOD DC/DC 48V 50W
XCR3128XL-7VQ100C IC CPLD 128MCELL 3.3V HP 100VQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC2C256-7TQ144C 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 6K GATES 256 MCRCLLS 300MHZ 0.18UM 1.8V 1 - Trays 制造商:Xilinx 功能描述:IC SYSTEM GATE 制造商:Xilinx 功能描述:IC CR-II CPLD 256MCELL 144-QFP 制造商:Xilinx 功能描述:IC CPLD 256MC 6.7NS 144QFP
XC2C256-7TQ144CES 制造商:Xilinx 功能描述:
XC2C256-7TQ144CR02 制造商:Xilinx 功能描述:XLXXC2C256-7TQ144CR02 IC SYSTEM GATE
XC2C256-7TQ144I 制造商:Xilinx 功能描述:IC SYSTEM GATE 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 6K GATES 256 MCRCLLS 300MHZ 0.18UM 1.8V 1 - Trays 制造商:Xilinx 功能描述:IC CR-II CPLD 256MCELL 144-QFP 制造商:Xilinx 功能描述:IC CPLD 256MC 6.7NS 144QFP
XC2C256-7TQG144C 功能描述:IC CR-II CPLD 256MCELL 144-QFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD(復(fù)雜可編程邏輯器件) 系列:CoolRunner II 標(biāo)準(zhǔn)包裝:90 系列:ispMACH® 4A 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):7.5ns 電壓電源 - 內(nèi)部:4.75 V ~ 5.25 V 邏輯元件/邏輯塊數(shù)目:- 宏單元數(shù):64 門數(shù):- 輸入/輸出數(shù):48 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP(14x14) 包裝:托盤