參數(shù)資料
型號(hào): XC2C256-7TQG144C
廠商: Xilinx Inc
文件頁數(shù): 15/16頁
文件大?。?/td> 0K
描述: IC CR-II CPLD 256MCELL 144-QFP
標(biāo)準(zhǔn)包裝: 60
系列: CoolRunner II
可編程類型: 系統(tǒng)內(nèi)可編程
最大延遲時(shí)間 tpd(1): 6.7ns
電壓電源 - 內(nèi)部: 1.7 V ~ 1.9 V
邏輯元件/邏輯塊數(shù)目: 16
宏單元數(shù): 256
門數(shù): 6000
輸入/輸出數(shù): 118
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 144-LQFP
供應(yīng)商設(shè)備封裝: 144-TQFP(20x20)
包裝: 托盤
產(chǎn)品目錄頁面: 601 (CN2011-ZH PDF)
配用: 122-1573-ND - KIT STARTER COOLRUNNER-II LP/LC
122-1512-ND - KIT DESIGN CPLD W/BATT HOLDER
其它名稱: 122-1401
CoolRunner-II CPLD Family
8
DS090 (v3.1) September 11, 2008
Product Specification
R
nally generated DataGATE control logic can be assigned to
this I/O pin with the BUFG=DATA_GATE attribute.
Global Signals
Global signals, clocks (GCK), sets/resets (GSR), and output
enables (GTS), are designed to strongly resemble each
other. This approach enables design software to make the
best utilization of their capabilities. Each global capability is
supplemented by a corresponding product term version.
Figure 7 shows the common structure of the global signal
trees. The pin input is buffered, then drives multiple internal
global signal traces to deliver low skew and reduce loading
delays. GCK, GSR, and GTS can also be used as general
purpose I/Os if they are not needed as global signals. The
DataGATE assertion rail is also a global signal.
Figure 6: DataGATE Architecture (output drivers not shown)
PLA
MC1
MC2
MC16
DS090_06_111201
PLA
DataGATE Assertion Rail
PLA
AIM
MC1
MC2
MC16
MC1
MC2
MC16
MC1
MC2
MC16
To AIM
Latch
To AIM
Latch
To AIM
Latch
To AIM
Latch
Figure 7: Global Clocks (GCK), Sets/Resets (GSR), and
Output Enables (GTS)
DS090_07_101001
相關(guān)PDF資料
PDF描述
ISL61861DIBZ IC USB PWR CTRLR 3A 8SOIC
VI-27Y-CY-F3 CONVERTER MOD DC/DC 3.3V 33W
MAX5024TASA+T IC REG LDO 3.3V/ADJ .15A 8-SOIC
XC95144XL-5TQG100C IC CPLD 3.2K 144MCELL 100-TQFP
VI-BNX-CY-B1 CONVERTER MOD DC/DC 5.2V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC2C256-7TQG144I 功能描述:IC CR-II CPLD 256MCELL 144-TQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD(復(fù)雜可編程邏輯器件) 系列:CoolRunner II 標(biāo)準(zhǔn)包裝:90 系列:ispMACH® 4A 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):7.5ns 電壓電源 - 內(nèi)部:4.75 V ~ 5.25 V 邏輯元件/邏輯塊數(shù)目:- 宏單元數(shù):64 門數(shù):- 輸入/輸出數(shù):48 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP(14x14) 包裝:托盤
XC2C256-7VQ100C 制造商:Xilinx 功能描述:IC SYSTEM GATE 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 6K GATES 256 MCRCLLS 300MHZ 0.18UM 1.8V 1 - Trays 制造商:Xilinx 功能描述:IC CPLD 256MC 6.7NS 100VQFP 制造商:Xilinx 功能描述:IC CR-II CPLD 256MCELL 100-VQFP
XC2C256-7VQ100CES 制造商:Xilinx 功能描述:
XC2C256-7VQ100I 制造商:Xilinx 功能描述:IC SYSTEM GATE 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 6K GATES 256 MCRCLLS 300MHZ 0.18UM 1.8V 1 - Trays 制造商:Xilinx 功能描述:IC CR-II CPLD 256MCELL 100-VQFP 制造商:Xilinx 功能描述:IC CPLD 256MC 6.7NS 100VQFP 制造商:Xilinx 功能描述:COMPLEX-EEPLD, 256-CELL, 7.5NS PROP DELAY, 100 Pin, Plastic, TQFP
XC2C256-7VQG100C 功能描述:IC CR-II CPLD 256MCELL 100-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD(復(fù)雜可編程邏輯器件) 系列:CoolRunner II 標(biāo)準(zhǔn)包裝:90 系列:ispMACH® 4A 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):7.5ns 電壓電源 - 內(nèi)部:4.75 V ~ 5.25 V 邏輯元件/邏輯塊數(shù)目:- 宏單元數(shù):64 門數(shù):- 輸入/輸出數(shù):48 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP(14x14) 包裝:托盤