the same VC" />
參數(shù)資料
型號： XC2C384-7FTG256C
廠商： Xilinx Inc
文件頁數(shù)： 10/16頁
文件大?。?/td> 0K
描述： IC CRII CPLD 384MCRCELL 256BGA
標準包裝： 90
系列： CoolRunner II
可編程類型： 系統(tǒng)內(nèi)可編程
最大延遲時間 tpd(1)： 7.1ns
電壓電源 - 內(nèi)部： 1.7 V ~ 1.9 V
邏輯元件/邏輯塊數(shù)目： 24
宏單元數(shù)： 384
門數(shù)： 9000
輸入/輸出數(shù)： 212
工作溫度： 0°C ~ 70°C
安裝類型： 表面貼裝
封裝/外殼： 256-LBGA
供應商設(shè)備封裝： 256-FTBGA
包裝： 托盤
其它名稱： 122-1414
CoolRunner-II CPLD Family
DS090 (v3.1) September 11, 2008
3
Product Specification
R
the same VCCIO level. (See Table 5 for a summary of
CoolRunner-II CPLD I/O standards.)
Architecture Description
CoolRunner-II CPLD is a highly uniform family of fast, low
power CPLDs. The underlying architecture is a traditional
CPLD architecture combining macrocells into Function
Blocks (FBs) interconnected with a global routing matrix,
the Xilinx Advanced Interconnect Matrix (AIM). The FBs use
a Programmable Logic Array (PLA) configuration which
allows all product terms to be routed and shared among any
of the macrocells of the FB. Design software can efficiently
synthesize and optimize logic that is subsequently fit to the
FBs and connected with the ability to utilize a very high per-
centage of device resources. Design changes are easily
and automatically managed by the software, which exploits
the 100% routability of the Programmable Logic Array within
each FB. This extremely robust building block delivers the
industry’s highest pinout retention, under very broad design
conditions. The architecture is explained in more detail with
the discussion of the underlying FBs, logic and intercon-
nect.
The design software automatically manages these device
resources so that users can express their designs using
completely generic constructs without knowledge of these
architectural details. More advanced users can take advan-
tage of these details to more thoroughly understand the
software’s choices and direct its results.
Figure 1 shows the high-level architecture whereby FBs
attach to pins and interconnect to each other within the
internal interconnect matrix. Each FB contains 16 macro-
cells. The BSC path is the JTAG Boundary Scan Control
Table 4: CoolRunner-II CPLD Family Features
XC2C32A
XC2C64A
XC2C128
XC2C256
XC2C384
XC2C512
IEEE 1532
I/O banks
2
4
Clock division
-
DualEDGE
Registers
DataGATE
-
LVTTL
LVCMOS33, 25,
18, and 15(1)
SSTL2_1
-
SSTL3_1
-
HSTL_1
-
Configurable
ground
Quadruple data
security
Open drain outputs
Hot plugging
Schmitt Inputs
1.
LVCMOS15 requires the use of Schmitt-trigger inputs.
相關(guān)PDF資料
PDF描述
GCC08DCMH CONN EDGECARD 16POS .100" WW
TAJT106M010RNJ CAP TANT 10UF 10V 20% 1210
XC2C512-10FTG256C IC CR-II CPLD 512MCELL 256-FBGA
MIC5219-3.3BML TR IC REG LDO 3.3V .5A 6-MLF
GCC08DCMD CONN EDGECARD 16POS .100" WW
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC2C384-7PQ208C 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 9K GATES 384 MCRCLLS 350MHZ 0.18UM 1.8V 2 - Trays 制造商:Xilinx 功能描述:IC CPLD 384MC 7.1NS 208PQFP
XC2C384-7PQG208C 功能描述:IC CR-II CPLD 384MCELL 208-PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD（復雜可編程邏輯器件） 系列:CoolRunner II 標準包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應商設(shè)備封裝:208-PQFP（28x28） 包裝:托盤
XC2C384-7TQ144C 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 9K GATES 384 MCRCLLS 350MHZ 0.18UM 1.8V 1 - Trays 制造商:Xilinx 功能描述:IC CR-II CPLD 384MCELL 144-TQFP 制造商:Xilinx 功能描述:IC CPLD 384MC 7.1NS 144TQFP
XC2C384-7TQG144C 功能描述:IC CR-II CPLD 384MCELL 144-TQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD（復雜可編程邏輯器件） 系列:CoolRunner II 標準包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應商設(shè)備封裝:208-PQFP（28x28） 包裝:托盤
XC2C512 制造商:XILINX 制造商全稱:XILINX 功能描述:CoolRunner-II CPLD Family
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*