- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19665 > XC2C512-7PQG208C (Xilinx Inc)IC CR-II CPLD 512MCELL 208PQFP PDF資料下載
參數(shù)資料
| 型號： | XC2C512-7PQG208C |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 10/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CR-II CPLD 512MCELL 208PQFP |
| 標準包裝： | 24 |
| 系列： | CoolRunner II |
| 可編程類型： | 系統(tǒng)內可編程 |
| 最大延遲時間 tpd(1)： | 7.1ns |
| 電壓電源 - 內部： | 1.7 V ~ 1.9 V |
| 邏輯元件/邏輯塊數(shù)目： | 32 |
| 宏單元數(shù)： | 512 |
| 門數(shù)： | 12000 |
| 輸入/輸出數(shù)： | 173 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 208-BFQFP |
| 供應商設備封裝： | 208-PQFP（28x28） |
| 包裝： | 托盤 |
CoolRunner-II CPLD Family
DS090 (v3.1) September 11, 2008
3
Product Specification
R
CoolRunner-II CPLD I/O standards.)
Architecture Description
CoolRunner-II CPLD is a highly uniform family of fast, low
power CPLDs. The underlying architecture is a traditional
CPLD architecture combining macrocells into Function
Blocks (FBs) interconnected with a global routing matrix,
the Xilinx Advanced Interconnect Matrix (AIM). The FBs use
a Programmable Logic Array (PLA) configuration which
allows all product terms to be routed and shared among any
of the macrocells of the FB. Design software can efficiently
synthesize and optimize logic that is subsequently fit to the
FBs and connected with the ability to utilize a very high per-
centage of device resources. Design changes are easily
and automatically managed by the software, which exploits
the 100% routability of the Programmable Logic Array within
each FB. This extremely robust building block delivers the
industry’s highest pinout retention, under very broad design
conditions. The architecture is explained in more detail with
the discussion of the underlying FBs, logic and intercon-
nect.
The design software automatically manages these device
resources so that users can express their designs using
completely generic constructs without knowledge of these
architectural details. More advanced users can take advan-
tage of these details to more thoroughly understand the
software’s choices and direct its results.
Figure 1 shows the high-level architecture whereby FBs
attach to pins and interconnect to each other within the
internal interconnect matrix. Each FB contains 16 macro-
cells. The BSC path is the JTAG Boundary Scan Control
Table 4: CoolRunner-II CPLD Family Features
XC2C32A
XC2C64A
XC2C128
XC2C256
XC2C384
XC2C512
IEEE 1532
I/O banks
2
4
Clock division
-
DualEDGE
Registers
DataGATE
-
LVTTL
LVCMOS33, 25,
18, and 15(1)
SSTL2_1
-
SSTL3_1
-
HSTL_1
-
Configurable
ground
Quadruple data
security
Open drain outputs
Hot plugging
Schmitt Inputs
1.
LVCMOS15 requires the use of Schmitt-trigger inputs.
相關PDF資料 |
PDF描述 |
|---|---|
| DS1624+ | IC THERM/EEPROM DIG 256BYTE 8DIP |
| GCC08DCSN | CONN EDGECARD 16POS DIP .100 SLD |
| PQ1R30 | IC REG LDO 3V .15A SOT-23L |
| XCR3384XL-12PQ208C | IC CPLD 3.3V ZERO PWR 208-PQFP |
| GCC08DCSH | CONN EDGECARD 16POS DIP .100 SLD |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XC2C64 | 制造商:XILINX 制造商全稱:XILINX 功能描述:This lends power savings to High-end Communication equipment and speed to battery operated devices. |
| XC2C64-4CP56C | 制造商:XILINX 制造商全稱:XILINX 功能描述:This lends power savings to High-end Communication equipment and speed to battery operated devices. |
| XC2C64-4PC44C | 制造商:XILINX 制造商全稱:XILINX 功能描述:This lends power savings to High-end Communication equipment and speed to battery operated devices. |
| XC2C64-4VQ100C | 制造商:XILINX 制造商全稱:XILINX 功能描述:This lends power savings to High-end Communication equipment and speed to battery operated devices. |
| XC2C64-4VQ44C | 制造商:XILINX 制造商全稱:XILINX 功能描述:This lends power savings to High-end Communication equipment and speed to battery operated devices. |
發(fā)布緊急采購，3分鐘左右您將得到回復。