參數(shù)資料
型號(hào): XC2C64A-5VQG44C
廠商: Xilinx Inc
文件頁數(shù): 15/16頁
文件大?。?/td> 0K
描述: IC CRII CPLD 64MCRCELL 44VQFP
標(biāo)準(zhǔn)包裝: 160
系列: CoolRunner II
可編程類型: 系統(tǒng)內(nèi)可編程
最大延遲時(shí)間 tpd(1): 4.6ns
電壓電源 - 內(nèi)部: 1.7 V ~ 1.9 V
邏輯元件/邏輯塊數(shù)目: 4
宏單元數(shù): 64
門數(shù): 1500
輸入/輸出數(shù): 33
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 44-TQFP
供應(yīng)商設(shè)備封裝: 44-VQFP(10x10)
包裝: 托盤
產(chǎn)品目錄頁面: 600 (CN2011-ZH PDF)
配用: 122-1536-ND - KIT STARTER SPARTAN-3E
122-1532-ND - KIT DEVELOPMENT SPARTAN 3ADSP
其它名稱: 122-1420
CoolRunner-II CPLD Family
8
DS090 (v3.1) September 11, 2008
Product Specification
R
nally generated DataGATE control logic can be assigned to
this I/O pin with the BUFG=DATA_GATE attribute.
Global Signals
Global signals, clocks (GCK), sets/resets (GSR), and output
enables (GTS), are designed to strongly resemble each
other. This approach enables design software to make the
best utilization of their capabilities. Each global capability is
supplemented by a corresponding product term version.
Figure 7 shows the common structure of the global signal
trees. The pin input is buffered, then drives multiple internal
global signal traces to deliver low skew and reduce loading
delays. GCK, GSR, and GTS can also be used as general
purpose I/Os if they are not needed as global signals. The
DataGATE assertion rail is also a global signal.
Figure 6: DataGATE Architecture (output drivers not shown)
PLA
MC1
MC2
MC16
DS090_06_111201
PLA
DataGATE Assertion Rail
PLA
AIM
MC1
MC2
MC16
MC1
MC2
MC16
MC1
MC2
MC16
To AIM
Latch
To AIM
Latch
To AIM
Latch
To AIM
Latch
Figure 7: Global Clocks (GCK), Sets/Resets (GSR), and
Output Enables (GTS)
DS090_07_101001
相關(guān)PDF資料
PDF描述
REC3-2415SR/H1/SMD-R CONV DC/DC 3W 24VIN 15VOUT
10083987-11113TLF CONN PCI EXPRESS 164POS VERT PCB
10018784-11011TLF CONN PCI EXPRESS 64POS VERT PCB
ESM43DTBT-S189 CONN EDGECARD 86POS R/A .156 SLD
XC2C64A-7CPG56I IC CR-II CPLD 64MCELL 56-CSBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC2C64A-7CP56C 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 1.5K GATES 64 MCRCLLS 300MHZ COMM 0.18UM - Trays 制造商:Xilinx 功能描述:IC CR-II CPLD 64MCELL 56-BGA
XC2C64A-7CP56I 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 1.5K GATES 64 MCRCLLS 300MHZ IND 0.18UM 1 - Trays 制造商:Xilinx 功能描述:IC CR-II CPLD 64MCELL 56-BGA
XC2C64A7CPG56C 制造商:Xilinx 功能描述:
XC2C64A-7CPG56C 功能描述:IC CR-II CPLD 64MCELL 56-BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD(復(fù)雜可編程邏輯器件) 系列:CoolRunner II 標(biāo)準(zhǔn)包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP(28x28) 包裝:托盤
XC2C64A-7CPG56C7013 制造商:Xilinx 功能描述: