- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19498 > XC2C64A-7CPG56C (Xilinx Inc)IC CR-II CPLD 64MCELL 56-BGA PDF資料下載
參數(shù)資料
| 型號(hào)： | XC2C64A-7CPG56C |
| 廠商： | Xilinx Inc |
| 文件頁(yè)數(shù)： | 4/16頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC CR-II CPLD 64MCELL 56-BGA |
| 標(biāo)準(zhǔn)包裝： | 360 |
| 系列： | CoolRunner II |
| 可編程類型： | 系統(tǒng)內(nèi)可編程 |
| 最大延遲時(shí)間 tpd(1)： | 6.7ns |
| 電壓電源 - 內(nèi)部： | 1.7 V ~ 1.9 V |
| 邏輯元件/邏輯塊數(shù)目： | 4 |
| 宏單元數(shù)： | 64 |
| 門數(shù)： | 1500 |
| 輸入/輸出數(shù)： | 45 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 56-LFBGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 56-CSBGA（6x6） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁(yè)面： | 600 (CN2011-ZH PDF) |
| 配用： | 122-1536-ND - KIT STARTER SPARTAN-3E 122-1532-ND - KIT DEVELOPMENT SPARTAN 3ADSP |
| 其它名稱： | 122-1408 |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
CoolRunner-II CPLD Family
12
DS090 (v3.1) September 11, 2008
Product Specification
R
Programming
The programming data sequence is delivered to the device
using either Xilinx iMPACT software and a Xilinx download
cable,
a
third-party
JTAG
development
system,
a
JTAG-compatible board tester, or a simple microprocessor
interface that emulates the JTAG instruction sequence. The
iMPACT software also outputs serial vector format (SVF)
files for use with any tools that accept SVF format, including
automatic test equipment. See CoolRunner-II CPLD
Application Notes for more information on how to program.
In System Programming
All CoolRunner-II CPLD parts are 1.8V in system program-
mable. This means they derive their programming voltage
and currents from the 1.8V VCC (internal supply voltage)
pins on the part. The VCCIO pins do not participate in this
operation, as they might assume another voltage ranging as
high as 3.3V down to 1.5V (however, all VCCIO, VCCINT,
VCCAUX, and GND pins must be connected for the device to
be programmed, and operate correctly). A 1.8V VCC is
required to properly operate the internal state machines and
charge pumps that reside within the CPLD to do the nonvol-
atile programming operations. I/O pins are not in user mode
during JTAG programming; they are held in 3-state with a
weak pullup. The JTAG interface buffers are powered by a
dedicated power pin, VCCAUX, which is independent of all
other supply pins. VCCAUX must be connected. Xilinx soft-
ware is provided to deliver the bitstream to the CPLD and
drive the appropriate IEEE 1532 protocol. To that end, there
is a set of IEEE 1532 commands that are supported in the
CoolRunner-II CPLD parts. Programming times are less
than one second for 32 to 256 macrocell parts. Program-
ming times are less than four seconds for 384 and 512 mac-
rocell parts. Programming of CoolRunner-II CPLDs is only
guaranteed when operating in the commercial temperature
and voltage ranges as defined in the device-specific data
sheets.
On-The-Fly Reconfiguration (OTF)
The Xilinx ISE 5.2i tool supports OTF for CoolRunner-II
CPLDs. This permits programming a new nonvolatile pat-
tern into the part while another pattern is currently in use.
OTF has the same voltage and temperature specifications
as system programming. During pattern transition I/O pins
are in high impedance with a weak pullup to VCCIO. Transi-
tion time typically lasts between 50 and 300
μs, depending
on density. See XAPP388 for more information.
JTAG Instructions
Table 7 shows the commands available to users. These
same commands can be used by third party ATE products,
as well. The internal controllers can operate as fast as
66 MHz.
Power-Up Characteristics
CoolRunner-II CPLD parts must operate under the
demands of both the high-speed and the portable market
places; therefore, they must support hot plugging for the
high-speed world and tolerate most any power sequence to
its various voltage pins. They must also not draw excessive
current during power-up initialization. To those ends, the
general behavior is summarized as follows:
1.
I/O pins are disabled until the end of power-up.
2.
As supply rises, configuration bits transfer from
nonvolatile memory to SRAM cells.
3.
As power up completes, the outputs become as
configured (input, output, or I/O).
4.
For specific configuration times and power up
requirements, see XAPP389.
CoolRunner-II CPLD I/O pins are well behaved under all
operating conditions. During power-up, CoolRunner-II
devices employ internal circuitry which keeps the devices in
the quiescent state until the VCCINT supply voltage is at a
safe level (approximately 1.3V). In the quiescent state,
JTAG pins are disabled, and all device outputs are disabled
with the pins weakly pulled High, as shown in Table 8. When
the supply voltage reaches a safe level, all user registers
become initialized, and the device is immediately available
for operation, as shown in Figure 12. Best results are
obtained with a smooth VCC rise in less than 4 ms. Final
VCC value should occur within 1 second.
If the device is in the erased state (before any user pattern
is programmed), the device outputs remain disabled with a
weak pull-up. The JTAG pins are enabled to allow the device
Table 7: JTAG Instructions
Code
Instruction
Description
00000000
EXTEST
Force boundary scan data onto
outputs
00000011
PRELOAD
Latch macrocell data into
boundary scan cells
11111111
BYPASS
Insert bypass register between
TDI and TDO
00000010
INTEST
Force boundary scan data onto
inputs and feedbacks
00000001
IDCODE
Read IDCODE
11111101
USERCODE Read USERCODE
11111100
HIGHZ
Force output into high
impedance state
11111010
CLAMP
Latch present output state
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ESM40DTAS | CONN EDGECARD 80POS R/A .156 SLD |
| TAP106M020CRW | CAP TANT 10UF 20V 20% RADIAL |
| VE-B0Y-CX-F3 | CONVERTER MOD DC/DC 3.3V 49.5W |
| LT3083IT#TRPBF | IC REG LDO ADJ 3A TO220-5 |
| IRU1015-33CP | IC REG LDO 3.3V 1.5A 2-UTHINPAK |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC2C64A-7CPG56C7013 | 制造商:Xilinx 功能描述: |
| XC2C64A-7CPG56I | 功能描述:IC CR-II CPLD 64MCELL 56-CSBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD（復(fù)雜可編程邏輯器件） 系列:CoolRunner II 標(biāo)準(zhǔn)包裝:90 系列:ispMACH® 4A 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):7.5ns 電壓電源 - 內(nèi)部:4.75 V ~ 5.25 V 邏輯元件/邏輯塊數(shù)目:- 宏單元數(shù):64 門數(shù):- 輸入/輸出數(shù):48 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP（14x14） 包裝:托盤 |
| XC2C64A-7CPG56I4124 | 制造商:Xilinx 功能描述: |
| XC2C64A-7PC44C | 制造商:Rochester Electronics LLC 功能描述: 制造商:Xilinx 功能描述: |
| XC2C64A-7PC44I | 制造商:Xilinx 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。