參數(shù)資料
型號(hào): XC2S400E-6FG676C
英文描述: FPGA
中文描述: FPGA的
文件頁(yè)數(shù): 11/21頁(yè)
文件大?。?/td> 183K
代理商: XC2S400E-6FG676C
Spartan-IIE 1.8V FPGA Family: DC and Switching Characteristics
DS077-3 (v2.0) November 18, 2002
Product Specification
www.xilinx.com
1-800-255-7778
11
R
Calculation of T
IOOP
as a Function of
Capacitance
T
IOOP
is the propagation delay from the O Input of the IOB
to the pad. The values for T
IOOP
are based on the standard
capacitive load (C
SL
) for each I/O standard as listed in the
table
Constants for Calculating T
IOOP
, below.
For other capacitive loads, use the formulas below to calcu-
late an adjusted propagation delay, T
IOOP1
.
T
IOOP1
= T
IOOP
+ Adj + (C
LOAD
C
SL
) * F
L
Where:
Adj
is selected from
IOB Output Delay
Adjustments for Different Standards(1)
,
page 10
, according to the I/O standard used
C
LOAD
is the capacitive load for the design
F
L
is the capacitance scaling factor
Delay Measurement Methodology
Standard
V
L(1)
0
V
H(1)
3
Meas.
Point
V
REF
Typ
(2)
LVTTL
1.4
-
LVCMOS2
0
2.5
1.125
-
PCI33_3
Per PCI Spec
-
PCI66_3
Per PCI Spec
-
GTL
V
REF
0.2
V
REF
0.2
V
REF
0.5
V
REF
+ 0.2
V
REF
+ 0.2
V
REF
+ 0.5
V
REF
+ 0.5
V
REF
+ 0.5
V
REF
+ 1.0
V
REF
V
REF
V
REF
V
REF
V
REF
V
REF
V
REF
V
REF
V
REF
0.80
GTL+
1.0
HSTL Class I
0.75
HSTL Class III V
REF
0.5
HSTL Class IV V
REF
0.5
SSTL3 I and II V
REF
1.0
SSTL2 I and II V
REF
0.75 V
REF
+ 0.75
CTT
V
REF
0.2
AGP
V
REF
(0.2xV
CCO
)
LVDS
1.2
0.125 1.2 + 0.125
0.90
0.90
1.5
1.25
V
REF
+ 0.2
V
REF
+
(0.2xV
CCO
)
1.5
Per AGP
Spec
1.2
LVPECL
1.6
0.3
1.6 + 0.3
1.6
Notes:
1.
2.
Input waveform switches between V
L
and V
H
.
Measurements are made at V
Typ, Maximum, and
Minimum. Worst-case values are reported.
I/O parameter measurements are made with the capacitance
values shown in the following table,
Constants for
Calculating T
XAPP179
相關(guān)PDF資料
PDF描述
XC2S400E-6FG676I FPGA
XC2S400E-6FT256C FPGA
XC2S400E-6FT256I FPGA
XC2S400E-7FG456C FPGA
XC2S400E-7FG676C FPGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC2S400E-6FG676I 制造商:Xilinx 功能描述:FPGA SPARTAN-IIE 400K GATES 10800 CELLS 357MHZ 1.8V 676FBGA - Trays
XC2S400E-6FGG456C 功能描述:IC SPARTAN-IIE FPGA 400K 456FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan®-IIE 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC2S400E-6FGG456I 制造商:Xilinx 功能描述:FPGA SPARTAN-IIE 400K GATES 10800 CELLS 357MHZ 1.8V 456FBGA - Trays
XC2S400E-6FGG676C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-IIE FPGA
XC2S400E-6FGG676I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-IIE FPGA