- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371311 > XC2S400E-6FG676I FPGA PDF資料下載
參數(shù)資料
| 型號： | XC2S400E-6FG676I |
| 英文描述： | FPGA |
| 中文描述： | FPGA的 |
| 文件頁數(shù)： | 5/21頁 |
| 文件大?。?/td> | 183K |
| 代理商： | XC2S400E-6FG676I |
Spartan-IIE 1.8V FPGA Family: DC and Switching Characteristics
DS077-3 (v2.0) November 18, 2002
Product Specification
www.xilinx.com
1-800-255-7778
5
R
Switching Characteristics
Internal timing parameters are derived from measuring
internal test patterns. Listed below are representative val-
ues. For more specific, more precise, and worst-case guar-
anteed data, use the values reported by the static timing
analyzer (TRACE in the Xilinx Development System) and
back-annotated to the simulation netlist. All timing parame-
ters assume worst-case operating conditions (supply volt-
age and junction temperature). Values apply to all
Spartan-IIE devices unless otherwise noted.
Global Clock Input to Output Delay for LVTTL,
with
DLL (Pin-to-Pin)
(1)
Global Clock Input to Output Delay for LVTTL,
without
DLL (Pin-to-Pin)
(1)
Symbol
Description
Speed Grade
Units
All
-7
-6
Min
Max
Max
T
ICKOFDLL
LVTTL global clock input to output delay using
output flip-flop for LVTTL, 12 mA, fast slew rate,
with
DLL.
1.0
3.1
3.1
ns
Notes:
1.
Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and
where all accessible IOB and CLB flip-flops are clocked by the global clock net.
Output timing is measured at 50% V
threshold with 35 pF external capacitive load for LVTTL. The 35 pF load does not apply to the
Min values. For other I/O standards and different loads, see the tables
Constants for Calculating T
IOOP
and
Delay Measurement
Methodology
, page 11
.
DLL output jitter is already included in the timing calculation.
For data
output
with different standards, adjust delays with the values shown in
IOB Output Delay Adjustments for Different
Standards(1)
, page 10
. For a global clock input with standards other than LVTTL, adjust delays with values from the
I/O Standard
Global Clock Input Adjustments
, page 12
.
2.
3.
4.
Symbol
Description
Device
Speed Grade
Units
All
-7
-6
Min
Max
Max
T
ICKOF
LVTTL global clock input to output
delay using output flip-flop for
LVTTL, 12 mA, fast slew rate,
without
DLL.
XC2S50E
1.5
4.4
4.6
ns
XC2S100E
1.5
4.4
4.6
ns
XC2S150E
1.5
4.5
4.7
ns
XC2S200E
1.5
4.5
4.7
ns
XC2S300E
1.5
4.5
4.7
ns
XC2S400E
1.5
4.6
4.8
ns
XC2S600E
1.6
4.7
4.9
ns
Notes:
1.
Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and
where all accessible IOB and CLB flip-flops are clocked by the global clock net.
Output timing is measured at 50% V
threshold with 35 pF external capacitive load for LVTTL. The 35 pF load does not apply to the
Min values. For other I/O standards and different loads, see the tables
Constants for Calculating T
IOOP
and
Delay Measurement
Methodology
, page 11
.
For data
output
with different standards, adjust delays with the values shown in
IOB Output Delay Adjustments for Different
Standards(1)
, page 10
. For a global clock input with standards other than LVTTL, adjust delays with values from the
I/O Standard
Global Clock Input Adjustments
, page 12
.
2.
3.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC2S400E-6FT256C | FPGA |
| XC2S400E-6FT256I | FPGA |
| XC2S400E-7FG456C | FPGA |
| XC2S400E-7FG676C | FPGA |
| XC2S400E-7FT256C | FPGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC2S400E-6FGG456C | 功能描述:IC SPARTAN-IIE FPGA 400K 456FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan®-IIE 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5 |
| XC2S400E-6FGG456I | 制造商:Xilinx 功能描述:FPGA SPARTAN-IIE 400K GATES 10800 CELLS 357MHZ 1.8V 456FBGA - Trays |
| XC2S400E-6FGG676C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-IIE FPGA |
| XC2S400E-6FGG676I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-IIE FPGA |
| XC2S400E-6FT256C | 功能描述:IC SPARTAN-IIE FPGA 400K 256FTBG RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan®-IIE 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。