參數(shù)資料
型號: XC3142A-3PQ100C
廠商: Xilinx Inc
文件頁數(shù): 6/76頁
文件大小: 0K
描述: IC LOGIC CL ARRAY 4200GAT 100PQF
產(chǎn)品變化通告: XC4000XL/E, XC9500XV, XC3100A Discontinuance 12/Apr/2010
標(biāo)準(zhǔn)包裝: 66
系列: XC3000A/L
LAB/CLB數(shù): 144
RAM 位總計: 30784
輸入/輸出數(shù): 82
門數(shù): 3000
電源電壓: 4.25 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 100-BQFP
供應(yīng)商設(shè)備封裝: 100-QFP(14x20)
其它名稱: 122-1044
R
XC3000 Series Field Programmable Gate Arrays
7-16
November 9, 1998 (Version 3.1)
Figure 15: Programmable Interconnection of Longlines. This is provided at the edges of the routing area.
Three-state buffers allow the use of horizontal Longlines to form on-chip wired AND and multiplexed buses. The left two
non-clock vertical Longlines per column (except XC3020A) and the outer perimeter Longlines may be programmed as
connectable half-length lines.
VCC
DA
DB
DC
DN
VCC
Z = DA DB DC ... DN
X3036
(LOW)
Figure 16: 3-State Buffers Implement a Wired-AND Function. When all the buffer 3-state lines are High, (high
impedance), the pull-up resistor(s) provide the High output. The buffer inputs are driven by the control signals or a Low.
D A
A
D B
B
D C
C
D N
N
D A A
+
=D B B
+ D C C
+
D N N
Z… +
X1741A
WEAK
KEEPER CIRCUIT
Figure 17: 3-State Buffers Implement a Multiplexer. The selection is accomplished by the buffer 3-state signal.
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
AMC36DRYH-S13 CONN EDGECARD 72POS .100 EXTEND
XC3130A-3PQ100C IC LOGIC CL ARRAY 3000GAT 100PQF
XC3130A-3PC84C IC LOGIC CL ARRAY 3000GAT 84PLCC
RCB108DHBR CONN EDGECARD 216PS R/A .050 DIP
XC3120A-3PC68C IC LOGIC CL ARRAY 2000GAT 68PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3142A-3PQ100C0262 制造商:Xilinx 功能描述:
XC3142A-3PQ100I 制造商:Xilinx 功能描述:
XC3142A-3TQ144C 制造商:Xilinx 功能描述:
XC3142A-3TQ144I 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3142A-3VQ100C 制造商:Xilinx 功能描述: